2007-06-19 12:39:04 +02:00
|
|
|
/** @file
|
|
|
|
Support for PCI 3.0 standard.
|
|
|
|
|
2012-11-02 07:13:14 +01:00
|
|
|
Copyright (c) 2006 - 2012, Intel Corporation. All rights reserved.<BR>
|
2010-04-23 17:46:20 +02:00
|
|
|
This program and the accompanying materials
|
2007-06-19 12:39:04 +02:00
|
|
|
are licensed and made available under the terms and conditions of the BSD License
|
|
|
|
which accompanies this distribution. The full text of the license may be found at
|
|
|
|
http://opensource.org/licenses/bsd-license.php
|
|
|
|
|
|
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
|
|
|
|
**/
|
|
|
|
|
2007-06-28 00:53:31 +02:00
|
|
|
#ifndef __PCI30_H__
|
|
|
|
#define __PCI30_H__
|
2007-06-19 12:39:04 +02:00
|
|
|
|
2008-10-27 02:52:32 +01:00
|
|
|
|
|
|
|
#include <IndustryStandard/Pci23.h>
|
|
|
|
|
|
|
|
///
|
2012-11-02 07:13:14 +01:00
|
|
|
/// PCI_CLASS_MASS_STORAGE, Base Class 01h.
|
2008-10-27 02:52:32 +01:00
|
|
|
///
|
2012-11-02 07:13:14 +01:00
|
|
|
///@{
|
2007-06-19 12:39:04 +02:00
|
|
|
#define PCI_CLASS_MASS_STORAGE_SATADPA 0x06
|
2008-10-27 02:52:32 +01:00
|
|
|
#define PCI_IF_MASS_STORAGE_SATA 0x00
|
|
|
|
#define PCI_IF_MASS_STORAGE_AHCI 0x01
|
2012-11-02 07:13:14 +01:00
|
|
|
///@}
|
2008-10-27 02:52:32 +01:00
|
|
|
|
2012-11-02 07:13:14 +01:00
|
|
|
///
|
|
|
|
/// PCI_CLASS_WIRELESS, Base Class 0Dh.
|
|
|
|
///
|
|
|
|
///@{
|
|
|
|
#define PCI_SUBCLASS_ETHERNET_80211A 0x20
|
|
|
|
#define PCI_SUBCLASS_ETHERNET_80211B 0x21
|
|
|
|
///@}
|
|
|
|
|
|
|
|
/**
|
2010-09-27 07:38:20 +02:00
|
|
|
Macro that checks whether device is a SATA controller.
|
|
|
|
|
|
|
|
@param _p Specified device.
|
|
|
|
|
|
|
|
@retval TRUE Device is a SATA controller.
|
|
|
|
@retval FALSE Device is not a SATA controller.
|
|
|
|
|
|
|
|
**/
|
|
|
|
#define IS_PCI_SATADPA(_p) IS_CLASS2 (_p, PCI_CLASS_MASS_STORAGE, PCI_CLASS_MASS_STORAGE_SATADPA)
|
|
|
|
|
2008-10-27 02:52:32 +01:00
|
|
|
///
|
|
|
|
/// PCI Capability List IDs and records
|
|
|
|
///
|
|
|
|
#define EFI_PCI_CAPABILITY_ID_PCIEXP 0x10
|
2007-06-19 12:39:04 +02:00
|
|
|
|
2008-11-11 23:21:08 +01:00
|
|
|
#pragma pack(1)
|
|
|
|
|
2008-10-27 02:52:32 +01:00
|
|
|
///
|
2008-12-02 09:15:14 +01:00
|
|
|
/// PCI Data Structure Format
|
|
|
|
/// Section 5.1.2, PCI Firmware Specification, Revision 3.0
|
2008-10-27 02:52:32 +01:00
|
|
|
///
|
2007-06-19 12:39:04 +02:00
|
|
|
typedef struct {
|
2008-10-27 02:52:32 +01:00
|
|
|
UINT32 Signature; ///< "PCIR"
|
2007-06-19 12:39:04 +02:00
|
|
|
UINT16 VendorId;
|
|
|
|
UINT16 DeviceId;
|
|
|
|
UINT16 DeviceListOffset;
|
|
|
|
UINT16 Length;
|
|
|
|
UINT8 Revision;
|
|
|
|
UINT8 ClassCode[3];
|
|
|
|
UINT16 ImageLength;
|
|
|
|
UINT16 CodeRevision;
|
|
|
|
UINT8 CodeType;
|
|
|
|
UINT8 Indicator;
|
|
|
|
UINT16 MaxRuntimeImageLength;
|
|
|
|
UINT16 ConfigUtilityCodeHeaderOffset;
|
|
|
|
UINT16 DMTFCLPEntryPointOffset;
|
|
|
|
} PCI_3_0_DATA_STRUCTURE;
|
|
|
|
|
2008-11-11 23:21:08 +01:00
|
|
|
#pragma pack()
|
|
|
|
|
2007-06-19 12:39:04 +02:00
|
|
|
#endif
|