mirror of https://github.com/acidanthera/audk.git
271 lines
8.5 KiB
C
271 lines
8.5 KiB
C
|
/**
|
||
|
|
|
||
|
|
Copyright (c) 2006 - 2007, Intel Corporation
|
||
|
|
All rights reserved. This program and the accompanying materials
|
||
|
|
are licensed and made available under the terms and conditions of the BSD License
|
||
|
|
which accompanies this distribution. The full text of the license may be found at
|
||
|
|
http://opensource.org/licenses/bsd-license.php
|
||
|
|
|
||
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
||
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
||
|
|
|
||
|
|
**/
|
||
|
|
|
||
|
|
#include "PciCfgInternal.h"
|
||
|
|
|
||
|
|
/**
|
||
|
|
@par Ppi Description:
|
||
|
|
The EFI_PEI_PCI_CFG2_PPI interfaces are used to abstract
|
||
|
|
accesses to PCI controllers behind a PCI root bridge
|
||
|
|
controller.
|
||
|
|
|
||
|
|
@param Read PCI read services. See the Read() function description.
|
||
|
|
|
||
|
|
@param Write PCI write services. See the Write() function description.
|
||
|
|
|
||
|
|
@param Modify PCI read-modify-write services. See the Modify() function description.
|
||
|
|
|
||
|
|
@param Segment The PCI bus segment which the specified functions will access.
|
||
|
|
|
||
|
|
**/
|
||
|
|
GLOBAL_REMOVE_IF_UNREFERENCED
|
||
|
|
EFI_PEI_PCI_CFG2_PPI gPciCfg2Ppi = {
|
||
|
|
PciCfg2Read,
|
||
|
|
PciCfg2Write,
|
||
|
|
PciCfg2Modify
|
||
|
|
};
|
||
|
|
|
||
|
|
GLOBAL_REMOVE_IF_UNREFERENCED
|
||
|
|
EFI_PEI_PPI_DESCRIPTOR gPciCfg2PpiList = {
|
||
|
|
(EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),
|
||
|
|
&gEfiPciCfg2PpiGuid,
|
||
|
|
&gPciCfg2Ppi
|
||
|
|
};
|
||
|
|
|
||
|
|
|
||
|
|
/**
|
||
|
|
@par Ppi Description:
|
||
|
|
The EFI_PEI_PCI_CFG_PPI interfaces are used to abstract accesses to PCI
|
||
|
|
controllers behind a PCI root bridge controller.
|
||
|
|
|
||
|
|
@param Read PCI read services. See the Read() function description.
|
||
|
|
|
||
|
|
@param Write PCI write services. See the Write() function description.
|
||
|
|
|
||
|
|
@param Modify PCI read-modify-write services. See the Modify() function description.
|
||
|
|
|
||
|
|
@param Segment The PCI bus segment which the specified functions will access.
|
||
|
|
|
||
|
|
**/
|
||
|
|
GLOBAL_REMOVE_IF_UNREFERENCED
|
||
|
|
EFI_PEI_PCI_CFG_PPI gPciCfgPpi = {
|
||
|
|
PciCfgRead,
|
||
|
|
PciCfgWrite,
|
||
|
|
PciCfgModify
|
||
|
|
};
|
||
|
|
|
||
|
|
GLOBAL_REMOVE_IF_UNREFERENCED
|
||
|
|
EFI_PEI_PPI_DESCRIPTOR gPciCfgPpiList = {
|
||
|
|
(EFI_PEI_PPI_DESCRIPTOR_PPI | EFI_PEI_PPI_DESCRIPTOR_TERMINATE_LIST),
|
||
|
|
&gEfiPciCfgPpiInServiceTableGuid,
|
||
|
|
&gPciCfgPpi
|
||
|
|
};
|
||
|
|
|
||
|
|
/**
|
||
|
|
Reads from a given location in the PCI configuration space.
|
||
|
|
|
||
|
|
@param PeiServices An indirect pointer to the PEI Services Table published by the PEI Foundation.
|
||
|
|
|
||
|
|
@param This Pointer to local data for the interface.
|
||
|
|
|
||
|
|
@param Width The width of the access. Enumerated in bytes.
|
||
|
|
See EFI_PEI_PCI_CFG_PPI_WIDTH above.
|
||
|
|
|
||
|
|
@param Address The physical address of the access. The format of
|
||
|
|
the address is described by EFI_PEI_PCI_CFG_PPI_PCI_ADDRESS.
|
||
|
|
|
||
|
|
@param Buffer A pointer to the buffer of data..
|
||
|
|
|
||
|
|
|
||
|
|
@retval EFI_SUCCESS The function completed successfully.
|
||
|
|
|
||
|
|
@retval EFI_DEVICE_ERROR There was a problem with the transaction.
|
||
|
|
|
||
|
|
@retval EFI_DEVICE_NOT_READY The device is not capable of supporting the operation at this
|
||
|
|
time.
|
||
|
|
|
||
|
|
**/
|
||
|
|
EFI_STATUS
|
||
|
|
EFIAPI
|
||
|
|
PciCfg2Read (
|
||
|
|
IN CONST EFI_PEI_SERVICES **PeiServices,
|
||
|
|
IN CONST EFI_PEI_PCI_CFG2_PPI *This,
|
||
|
|
IN EFI_PEI_PCI_CFG_PPI_WIDTH Width,
|
||
|
|
IN UINT64 Address,
|
||
|
|
IN OUT VOID *Buffer
|
||
|
|
)
|
||
|
|
{
|
||
|
|
UINTN PciLibAddress;
|
||
|
|
|
||
|
|
PciLibAddress = COMMON_TO_PCILIB_ADDRESS (Address);
|
||
|
|
|
||
|
|
if (Width == EfiPeiPciCfgWidthUint8) {
|
||
|
|
*((UINT8 *) Buffer) = PciRead8 (PciLibAddress);
|
||
|
|
} else if (Width == EfiPeiPciCfgWidthUint16) {
|
||
|
|
*((UINT16 *) Buffer) = PciRead16 (PciLibAddress);
|
||
|
|
} else if (Width == EfiPeiPciCfgWidthUint32) {
|
||
|
|
*((UINT32 *) Buffer) = PciRead32 (PciLibAddress);
|
||
|
|
} else {
|
||
|
|
return EFI_INVALID_PARAMETER;
|
||
|
|
}
|
||
|
|
|
||
|
|
return EFI_SUCCESS;
|
||
|
|
}
|
||
|
|
|
||
|
|
/**
|
||
|
|
Write to a given location in the PCI configuration space.
|
||
|
|
|
||
|
|
@param PeiServices An indirect pointer to the PEI Services Table published by the PEI Foundation.
|
||
|
|
|
||
|
|
@param This Pointer to local data for the interface.
|
||
|
|
|
||
|
|
@param Width The width of the access. Enumerated in bytes.
|
||
|
|
See EFI_PEI_PCI_CFG_PPI_WIDTH above.
|
||
|
|
|
||
|
|
@param Address The physical address of the access. The format of
|
||
|
|
the address is described by EFI_PEI_PCI_CFG_PPI_PCI_ADDRESS.
|
||
|
|
|
||
|
|
@param Buffer A pointer to the buffer of data..
|
||
|
|
|
||
|
|
|
||
|
|
@retval EFI_SUCCESS The function completed successfully.
|
||
|
|
|
||
|
|
@retval EFI_DEVICE_ERROR There was a problem with the transaction.
|
||
|
|
|
||
|
|
@retval EFI_DEVICE_NOT_READY The device is not capable of supporting the operation at this
|
||
|
|
time.
|
||
|
|
|
||
|
|
**/
|
||
|
|
EFI_STATUS
|
||
|
|
EFIAPI
|
||
|
|
PciCfg2Write (
|
||
|
|
IN CONST EFI_PEI_SERVICES **PeiServices,
|
||
|
|
IN CONST EFI_PEI_PCI_CFG2_PPI *This,
|
||
|
|
IN EFI_PEI_PCI_CFG_PPI_WIDTH Width,
|
||
|
|
IN UINT64 Address,
|
||
|
|
IN OUT VOID *Buffer
|
||
|
|
)
|
||
|
|
{
|
||
|
|
UINTN PciLibAddress;
|
||
|
|
|
||
|
|
PciLibAddress = COMMON_TO_PCILIB_ADDRESS (Address);
|
||
|
|
|
||
|
|
if (Width == EfiPeiPciCfgWidthUint8) {
|
||
|
|
PciWrite8 (PciLibAddress, *((UINT8 *) Buffer));
|
||
|
|
} else if (Width == EfiPeiPciCfgWidthUint16) {
|
||
|
|
PciWrite16 (PciLibAddress, *((UINT16 *) Buffer));
|
||
|
|
} else if (Width == EfiPeiPciCfgWidthUint32) {
|
||
|
|
PciWrite32 (PciLibAddress, *((UINT32 *) Buffer));
|
||
|
|
} else {
|
||
|
|
return EFI_INVALID_PARAMETER;
|
||
|
|
}
|
||
|
|
|
||
|
|
return EFI_SUCCESS;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
/**
|
||
|
|
PCI read-modify-write operation.
|
||
|
|
|
||
|
|
@param PeiServices An indirect pointer to the PEI Services Table
|
||
|
|
published by the PEI Foundation.
|
||
|
|
|
||
|
|
@param This Pointer to local data for the interface.
|
||
|
|
|
||
|
|
@param Width The width of the access. Enumerated in bytes. Type
|
||
|
|
EFI_PEI_PCI_CFG_PPI_WIDTH is defined in Read().
|
||
|
|
|
||
|
|
@param Address The physical address of the access.
|
||
|
|
|
||
|
|
@param SetBits Points to value to bitwise-OR with the read configuration value.
|
||
|
|
|
||
|
|
The size of the value is determined by Width.
|
||
|
|
|
||
|
|
@param ClearBits Points to the value to negate and bitwise-AND with the read configuration value.
|
||
|
|
The size of the value is determined by Width.
|
||
|
|
|
||
|
|
|
||
|
|
@retval EFI_SUCCESS The function completed successfully.
|
||
|
|
|
||
|
|
@retval EFI_DEVICE_ERROR There was a problem with the transaction.
|
||
|
|
|
||
|
|
@retval EFI_DEVICE_NOT_READY The device is not capable of supporting
|
||
|
|
the operation at this time.
|
||
|
|
|
||
|
|
**/
|
||
|
|
EFI_STATUS
|
||
|
|
EFIAPI
|
||
|
|
PciCfg2Modify (
|
||
|
|
IN CONST EFI_PEI_SERVICES **PeiServices,
|
||
|
|
IN CONST EFI_PEI_PCI_CFG2_PPI *This,
|
||
|
|
IN EFI_PEI_PCI_CFG_PPI_WIDTH Width,
|
||
|
|
IN UINT64 Address,
|
||
|
|
IN CONST VOID *SetBits,
|
||
|
|
IN CONST VOID *ClearBits
|
||
|
|
)
|
||
|
|
{
|
||
|
|
UINTN PciLibAddress;
|
||
|
|
|
||
|
|
PciLibAddress = COMMON_TO_PCILIB_ADDRESS (Address);
|
||
|
|
|
||
|
|
if (Width == EfiPeiPciCfgWidthUint8) {
|
||
|
|
PciAndThenOr8 (PciLibAddress, ~(*(UINT8 *)ClearBits), *((UINT8 *) SetBits));
|
||
|
|
} else if (Width == EfiPeiPciCfgWidthUint16) {
|
||
|
|
PciAndThenOr16 (PciLibAddress, ~ReadUnaligned16 ((UINT16 *) ClearBits), ReadUnaligned16 ((UINT16 *) SetBits));
|
||
|
|
} else if (Width == EfiPeiPciCfgWidthUint32) {
|
||
|
|
PciAndThenOr32 (PciLibAddress, ~ReadUnaligned32 ((UINT32 *) ClearBits), ReadUnaligned32 ((UINT32 *) SetBits));
|
||
|
|
} else {
|
||
|
|
return EFI_INVALID_PARAMETER;
|
||
|
|
}
|
||
|
|
return EFI_SUCCESS;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
EFI_STATUS
|
||
|
|
EFIAPI
|
||
|
|
PeimInitializePciCfg (
|
||
|
|
IN EFI_FFS_FILE_HEADER *FfsHeader,
|
||
|
|
IN EFI_PEI_SERVICES **PeiServices
|
||
|
|
)
|
||
|
|
{
|
||
|
|
EFI_STATUS Status;
|
||
|
|
|
||
|
|
Status = EFI_SUCCESS;
|
||
|
|
|
||
|
|
if ((**PeiServices).Hdr.Revision < PEI_SERVICES_REVISION) {
|
||
|
|
//
|
||
|
|
// BugBug: Curently, the FrameworkPkg does not define
|
||
|
|
// FRAMEWORK_PEI_SERVICES. So, In order to install
|
||
|
|
// the PeiServices.PciCfg(), we casttype
|
||
|
|
// EFI_PEI_PCI_CFG_PPI to EFI_PEI_PCI_CFG2_PPI.
|
||
|
|
// After defining the FRAMEWORK_PEI_SERVICES. this should
|
||
|
|
// be updated as:
|
||
|
|
//
|
||
|
|
// FrameworkPeiServices = (FRAMEWORK_PEI_SERVICES **) PeiServices;
|
||
|
|
// (**FrameworkPeiServices).PciCfg = &mPciCfgPpi;
|
||
|
|
//
|
||
|
|
(**PeiServices).PciCfg = (EFI_PEI_PCI_CFG2_PPI *) &gPciCfgPpi;
|
||
|
|
} else {
|
||
|
|
(**PeiServices).PciCfg = &gPciCfg2Ppi;
|
||
|
|
}
|
||
|
|
|
||
|
|
if (!FeaturePcdGet (PcdPciCfgDisable)) {
|
||
|
|
Status = (**PeiServices).InstallPpi (PeiServices, &gPciCfgPpiList);
|
||
|
|
}
|
||
|
|
if (!FeaturePcdGet (PcdPciCfg2Disable)) {
|
||
|
|
Status = (**PeiServices).InstallPpi (PeiServices, &gPciCfg2PpiList);
|
||
|
|
}
|
||
|
|
|
||
|
|
return Status;
|
||
|
|
}
|