mirror of https://github.com/acidanthera/audk.git
69 lines
2.0 KiB
C
69 lines
2.0 KiB
C
|
/** @file
|
||
|
*
|
||
|
* Copyright (c) 2011, ARM Limited. All rights reserved.
|
||
|
*
|
||
|
* This program and the accompanying materials
|
||
|
* are licensed and made available under the terms and conditions of the BSD License
|
||
|
* which accompanies this distribution. The full text of the license may be found at
|
||
|
* http://opensource.org/licenses/bsd-license.php
|
||
|
*
|
||
|
* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
||
|
* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
||
|
*
|
||
|
**/
|
||
|
|
||
|
#include "PrePi.h"
|
||
|
|
||
|
#include <Library/ArmMPCoreMailBoxLib.h>
|
||
|
#include <Chipset/ArmV7.h>
|
||
|
#include <Drivers/PL390Gic.h>
|
||
|
|
||
|
VOID
|
||
|
PrimaryMain (
|
||
|
IN UINTN UefiMemoryBase,
|
||
|
IN UINTN StackBase,
|
||
|
IN UINT64 StartTimeStamp
|
||
|
)
|
||
|
{
|
||
|
//Enable the GIC Distributor
|
||
|
PL390GicEnableDistributor(PcdGet32(PcdGicDistributorBase));
|
||
|
|
||
|
// If ArmVe has not been built as Standalone then we need to wake up the secondary cores
|
||
|
if (!FixedPcdGet32(PcdStandalone)) {
|
||
|
// Sending SGI to all the Secondary CPU interfaces
|
||
|
PL390GicSendSgiTo (PcdGet32(PcdGicDistributorBase), GIC_ICDSGIR_FILTER_EVERYONEELSE, 0x0E);
|
||
|
}
|
||
|
|
||
|
PrePiMain (UefiMemoryBase, StackBase, StartTimeStamp);
|
||
|
|
||
|
// We must never return
|
||
|
ASSERT(FALSE);
|
||
|
}
|
||
|
|
||
|
VOID
|
||
|
SecondaryMain (
|
||
|
IN UINTN CoreId
|
||
|
)
|
||
|
{
|
||
|
// Function pointer to Secondary Core entry point
|
||
|
VOID (*secondary_start)(VOID);
|
||
|
UINTN secondary_entry_addr=0;
|
||
|
|
||
|
// Clear Secondary cores MailBox
|
||
|
ArmClearMPCoreMailbox();
|
||
|
|
||
|
while (secondary_entry_addr = ArmGetMPCoreMailbox(), secondary_entry_addr == 0) {
|
||
|
ArmCallWFI();
|
||
|
// Acknowledge the interrupt and send End of Interrupt signal.
|
||
|
PL390GicAcknowledgeSgiFrom(PcdGet32(PcdGicInterruptInterfaceBase),0/*CoreId*/);
|
||
|
}
|
||
|
|
||
|
secondary_start = (VOID (*)())secondary_entry_addr;
|
||
|
|
||
|
// Jump to secondary core entry point.
|
||
|
secondary_start();
|
||
|
|
||
|
// The secondaries shouldn't reach here
|
||
|
ASSERT(FALSE);
|
||
|
}
|