2011-06-11 13:20:27 +02:00
|
|
|
/** @file
|
|
|
|
*
|
|
|
|
* Copyright (c) 2011, ARM Limited. All rights reserved.
|
|
|
|
*
|
|
|
|
* This program and the accompanying materials
|
|
|
|
* are licensed and made available under the terms and conditions of the BSD License
|
|
|
|
* which accompanies this distribution. The full text of the license may be found at
|
|
|
|
* http://opensource.org/licenses/bsd-license.php
|
|
|
|
*
|
|
|
|
* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
|
|
* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
*
|
|
|
|
**/
|
|
|
|
|
|
|
|
|
|
|
|
#ifndef __PL031_REAL_TIME_CLOCK_H__
|
|
|
|
#define __PL031_REAL_TIME_CLOCK_H__
|
|
|
|
|
|
|
|
// PL031 Registers
|
2011-07-01 17:30:01 +02:00
|
|
|
#define PL031_RTC_DR_DATA_REGISTER ((UINT32)PcdGet32(PcdPL031RtcBase) + 0x000)
|
|
|
|
#define PL031_RTC_MR_MATCH_REGISTER ((UINT32)PcdGet32(PcdPL031RtcBase) + 0x004)
|
|
|
|
#define PL031_RTC_LR_LOAD_REGISTER ((UINT32)PcdGet32(PcdPL031RtcBase) + 0x008)
|
|
|
|
#define PL031_RTC_CR_CONTROL_REGISTER ((UINT32)PcdGet32(PcdPL031RtcBase) + 0x00C)
|
|
|
|
#define PL031_RTC_IMSC_IRQ_MASK_SET_CLEAR_REGISTER ((UINT32)PcdGet32(PcdPL031RtcBase) + 0x010)
|
|
|
|
#define PL031_RTC_RIS_RAW_IRQ_STATUS_REGISTER ((UINT32)PcdGet32(PcdPL031RtcBase) + 0x014)
|
|
|
|
#define PL031_RTC_MIS_MASKED_IRQ_STATUS_REGISTER ((UINT32)PcdGet32(PcdPL031RtcBase) + 0x018)
|
|
|
|
#define PL031_RTC_ICR_IRQ_CLEAR_REGISTER ((UINT32)PcdGet32(PcdPL031RtcBase) + 0x01C)
|
|
|
|
#define PL031_RTC_PERIPH_ID0 ((UINT32)PcdGet32(PcdPL031RtcBase) + 0xFE0)
|
|
|
|
#define PL031_RTC_PERIPH_ID1 ((UINT32)PcdGet32(PcdPL031RtcBase) + 0xFE4)
|
|
|
|
#define PL031_RTC_PERIPH_ID2 ((UINT32)PcdGet32(PcdPL031RtcBase) + 0xFE8)
|
|
|
|
#define PL031_RTC_PERIPH_ID3 ((UINT32)PcdGet32(PcdPL031RtcBase) + 0xFEC)
|
|
|
|
#define PL031_RTC_PCELL_ID0 ((UINT32)PcdGet32(PcdPL031RtcBase) + 0xFF0)
|
|
|
|
#define PL031_RTC_PCELL_ID1 ((UINT32)PcdGet32(PcdPL031RtcBase) + 0xFF4)
|
|
|
|
#define PL031_RTC_PCELL_ID2 ((UINT32)PcdGet32(PcdPL031RtcBase) + 0xFF8)
|
|
|
|
#define PL031_RTC_PCELL_ID3 ((UINT32)PcdGet32(PcdPL031RtcBase) + 0xFFC)
|
2011-06-11 13:20:27 +02:00
|
|
|
|
|
|
|
// PL031 Values
|
|
|
|
#define PL031_RTC_ENABLED 0x00000001
|
|
|
|
#define PL031_SET_IRQ_MASK 0x00000001
|
|
|
|
#define PL031_IRQ_TRIGGERED 0x00000001
|
|
|
|
#define PL031_CLEAR_IRQ 0x00000001
|
|
|
|
|
|
|
|
#define PL031_COUNTS_PER_SECOND 1
|
|
|
|
|
|
|
|
// Define EPOCH (1970-JANUARY-01) in the Julian Date representation
|
|
|
|
#define EPOCH_JULIAN_DATE 2440588
|
|
|
|
|
|
|
|
// Seconds per unit
|
|
|
|
#define SEC_PER_MIN ((UINTN) 60)
|
|
|
|
#define SEC_PER_HOUR ((UINTN) 3600)
|
|
|
|
#define SEC_PER_DAY ((UINTN) 86400)
|
|
|
|
|
|
|
|
#define SEC_PER_MONTH ((UINTN) 2,592,000)
|
|
|
|
#define SEC_PER_YEAR ((UINTN) 31,536,000)
|
|
|
|
|
|
|
|
#endif
|