2013-07-18 20:07:46 +02:00
|
|
|
/** @file
|
|
|
|
|
2014-03-26 20:33:51 +01:00
|
|
|
Copyright (c) 2011-2014, ARM Limited. All rights reserved.
|
2013-07-18 20:07:46 +02:00
|
|
|
|
|
|
|
This program and the accompanying materials
|
|
|
|
are licensed and made available under the terms and conditions of the BSD License
|
|
|
|
which accompanies this distribution. The full text of the license may be found at
|
|
|
|
http://opensource.org/licenses/bsd-license.php
|
|
|
|
|
|
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
|
|
|
|
**/
|
|
|
|
|
|
|
|
#include <Base.h>
|
|
|
|
#include <Library/ArmLib.h>
|
|
|
|
#include <Library/ArmCpuLib.h>
|
2014-09-09 18:10:18 +02:00
|
|
|
#include <Library/ArmGenericTimerCounterLib.h>
|
2013-07-18 20:07:46 +02:00
|
|
|
#include <Library/DebugLib.h>
|
|
|
|
#include <Library/PcdLib.h>
|
|
|
|
|
|
|
|
#include <Chipset/ArmCortexA5x.h>
|
|
|
|
|
|
|
|
VOID
|
|
|
|
ArmCpuSetup (
|
|
|
|
IN UINTN MpId
|
|
|
|
)
|
|
|
|
{
|
|
|
|
// Check if Architectural Timer frequency is valid number (should not be 0)
|
|
|
|
ASSERT (PcdGet32 (PcdArmArchTimerFreqInHz));
|
|
|
|
ASSERT (ArmIsArchTimerImplemented () != 0);
|
|
|
|
|
|
|
|
// Note: System Counter frequency can only be set in Secure privileged mode,
|
|
|
|
// if security extensions are implemented.
|
2014-09-09 18:10:18 +02:00
|
|
|
ArmGenericTimerSetTimerFreq (PcdGet32 (PcdArmArchTimerFreqInHz));
|
2013-07-18 20:07:46 +02:00
|
|
|
|
|
|
|
if (ArmIsMpCore ()) {
|
|
|
|
// Turn on SMP coherency
|
2014-03-26 20:33:51 +01:00
|
|
|
ArmSetCpuExCrBit (A5X_FEATURE_SMP);
|
2013-07-18 20:07:46 +02:00
|
|
|
}
|
|
|
|
|
2014-03-26 20:35:17 +01:00
|
|
|
//
|
2016-03-24 21:30:05 +01:00
|
|
|
// If CPU is CortexA57 r0p0 apply Errata workarounds
|
2014-03-26 20:35:17 +01:00
|
|
|
//
|
|
|
|
if ((ArmReadMidr () & ((ARM_CPU_TYPE_MASK << 4) | ARM_CPU_REV_MASK)) ==
|
|
|
|
((ARM_CPU_TYPE_A57 << 4) | ARM_CPU_REV(0,0))) {
|
2016-03-24 21:30:05 +01:00
|
|
|
|
|
|
|
// Errata 806969: DisableLoadStoreWB (1ULL << 49)
|
|
|
|
// Errata 813420: Execute Data Cache clean as Data Cache clean/invalidate (1ULL << 44)
|
|
|
|
// Errata 814670: disable DMB nullification (1ULL << 58)
|
|
|
|
ArmSetCpuActlrBit ( (1ULL << 49) | (1ULL << 44) | (1ULL << 58) );
|
2014-03-26 20:35:17 +01:00
|
|
|
}
|
2013-07-18 20:07:46 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
ArmCpuSetupSmpNonSecure (
|
|
|
|
IN UINTN MpId
|
|
|
|
)
|
|
|
|
{
|
|
|
|
}
|
2014-03-26 20:32:48 +01:00
|
|
|
|
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
ArmSetCpuExCrBit (
|
|
|
|
IN UINT64 Bits
|
|
|
|
)
|
|
|
|
{
|
|
|
|
UINT64 Value;
|
|
|
|
Value = ArmReadCpuExCr ();
|
|
|
|
Value |= Bits;
|
|
|
|
ArmWriteCpuExCr (Value);
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
ArmUnsetCpuExCrBit (
|
|
|
|
IN UINT64 Bits
|
|
|
|
)
|
|
|
|
{
|
|
|
|
UINT64 Value;
|
|
|
|
Value = ArmReadCpuExCr ();
|
|
|
|
Value &= ~Bits;
|
|
|
|
ArmWriteCpuExCr (Value);
|
|
|
|
}
|