2009-05-27 23:10:18 +02:00
|
|
|
/** @file
|
|
|
|
|
Platform PEI module include file.
|
|
|
|
|
|
2016-04-21 08:31:55 +02:00
|
|
|
Copyright (c) 2006 - 2016, Intel Corporation. All rights reserved.<BR>
|
2019-04-04 01:06:33 +02:00
|
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
2009-05-27 23:10:18 +02:00
|
|
|
|
|
|
|
|
**/
|
|
|
|
|
|
|
|
|
|
#ifndef _PLATFORM_PEI_H_INCLUDED_
|
|
|
|
|
#define _PLATFORM_PEI_H_INCLUDED_
|
|
|
|
|
|
2013-12-08 02:36:15 +01:00
|
|
|
#include <IndustryStandard/E820.h>
|
|
|
|
|
|
2009-05-27 23:10:18 +02:00
|
|
|
VOID
|
|
|
|
|
AddIoMemoryBaseSizeHob (
|
|
|
|
|
EFI_PHYSICAL_ADDRESS MemoryBase,
|
|
|
|
|
UINT64 MemorySize
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
AddIoMemoryRangeHob (
|
|
|
|
|
EFI_PHYSICAL_ADDRESS MemoryBase,
|
|
|
|
|
EFI_PHYSICAL_ADDRESS MemoryLimit
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
AddMemoryBaseSizeHob (
|
|
|
|
|
EFI_PHYSICAL_ADDRESS MemoryBase,
|
|
|
|
|
UINT64 MemorySize
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
VOID
|
|
|
|
|
AddMemoryRangeHob (
|
|
|
|
|
EFI_PHYSICAL_ADDRESS MemoryBase,
|
|
|
|
|
EFI_PHYSICAL_ADDRESS MemoryLimit
|
|
|
|
|
);
|
|
|
|
|
|
2011-08-05 17:43:05 +02:00
|
|
|
VOID
|
|
|
|
|
AddReservedMemoryBaseSizeHob (
|
|
|
|
|
EFI_PHYSICAL_ADDRESS MemoryBase,
|
2015-11-30 19:41:29 +01:00
|
|
|
UINT64 MemorySize,
|
|
|
|
|
BOOLEAN Cacheable
|
2011-08-05 17:43:05 +02:00
|
|
|
);
|
|
|
|
|
|
2015-06-26 18:09:39 +02:00
|
|
|
VOID
|
|
|
|
|
AddressWidthInitialization (
|
|
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
2017-07-04 12:44:05 +02:00
|
|
|
VOID
|
|
|
|
|
Q35TsegMbytesInitialization (
|
|
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
2013-12-08 02:36:07 +01:00
|
|
|
EFI_STATUS
|
|
|
|
|
PublishPeiMemory (
|
|
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
2014-02-01 22:22:43 +01:00
|
|
|
UINT32
|
|
|
|
|
GetSystemMemorySizeBelow4gb (
|
|
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
2014-02-01 22:22:48 +01:00
|
|
|
VOID
|
|
|
|
|
InitializeRamRegions (
|
2009-05-27 23:10:18 +02:00
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
|
|
|
|
EFI_STATUS
|
|
|
|
|
PeiFvInitialization (
|
|
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
2016-07-07 15:02:11 +02:00
|
|
|
VOID
|
|
|
|
|
InstallFeatureControlCallback (
|
|
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
2018-10-02 14:17:25 +02:00
|
|
|
VOID
|
|
|
|
|
InstallClearCacheCallback (
|
|
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
2011-08-05 17:43:05 +02:00
|
|
|
EFI_STATUS
|
|
|
|
|
InitializeXen (
|
2014-02-01 22:22:19 +01:00
|
|
|
VOID
|
2013-12-08 02:36:00 +01:00
|
|
|
);
|
|
|
|
|
|
2014-02-01 22:22:19 +01:00
|
|
|
BOOLEAN
|
2013-12-08 02:36:00 +01:00
|
|
|
XenDetect (
|
2011-08-05 17:43:05 +02:00
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
OvmfPkg/PlatformPei: Set memory encryption PCD when SEV is enabled
Secure Encrypted Virtualization (SEV) guest VMs have the concept of
private and shared memory. Private memory is encrypted with the
guest-specific key, while shared memory may be encrypted with hypervisor
key. Certain types of memory (namely instruction pages and guest page
tables) are always treated as private memory by the hardware.
For data memory, SEV guest VMs can choose which pages they would like
to be private. The choice is done using the standard CPU page tables
using the C-bit. When building the initial page table we mark all the
memory as private.
The patch sets the memory encryption PCD. The PCD is consumed by the
following edk2 modules, which manipulate page tables:
- PEI phase modules: CapsulePei, DxeIplPeim, S3Resume2Pei.
CapsulePei is not used by OVMF. DxeIplPeim consumes the PCD at the
end of the PEI phase, when it builds the initial page tables for the
DXE core / DXE phase. S3Resume2Pei does not consume the PCD in its
entry point function, only when DxeIplPeim branches to the S3 resume
path at the end of the PEI phase, and calls S3Resume2Pei's
EFI_PEI_S3_RESUME2_PPI.S3RestoreConfig2() member function.
Therefore it is safe to set the PCD for these modules in PlatformPei.
- DXE phase modules: BootScriptExecutorDxe, CpuDxe, PiSmmCpuDxeSmm.
They are all dispatched after the PEI phase, so setting the PCD for
them in PlatformPei is safe. (BootScriptExecutorDxe is launched "for
real" in the PEI phase during S3 resume, but it caches the PCD into a
static variable when its entry point is originally invoked in DXE.)
Cc: Jordan Justen <jordan.l.justen@intel.com>
Cc: Laszlo Ersek <lersek@redhat.com>
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Brijesh Singh <brijesh.singh@amd.com>
Reviewed-by: Laszlo Ersek <lersek@redhat.com>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
2017-07-06 15:25:48 +02:00
|
|
|
VOID
|
|
|
|
|
AmdSevInitialize (
|
|
|
|
|
VOID
|
|
|
|
|
);
|
|
|
|
|
|
2014-02-01 22:22:12 +01:00
|
|
|
extern BOOLEAN mXen;
|
|
|
|
|
|
2014-02-01 22:22:25 +01:00
|
|
|
VOID
|
|
|
|
|
XenPublishRamRegions (
|
|
|
|
|
VOID
|
2013-12-08 02:36:15 +01:00
|
|
|
);
|
|
|
|
|
|
2014-03-04 09:01:40 +01:00
|
|
|
extern EFI_BOOT_MODE mBootMode;
|
|
|
|
|
|
2014-03-04 09:01:58 +01:00
|
|
|
extern BOOLEAN mS3Supported;
|
|
|
|
|
|
2015-06-26 18:09:39 +02:00
|
|
|
extern UINT8 mPhysMemAddressWidth;
|
|
|
|
|
|
2016-11-24 15:18:44 +01:00
|
|
|
extern UINT32 mMaxCpuCount;
|
|
|
|
|
|
2017-07-04 14:50:43 +02:00
|
|
|
extern UINT16 mHostBridgeDevId;
|
|
|
|
|
|
2009-05-27 23:10:18 +02:00
|
|
|
#endif // _PLATFORM_PEI_H_INCLUDED_
|
