2017-04-05 10:33:16 +02:00
|
|
|
## @file
|
|
|
|
|
# Register CPU Features Library DXE instance.
|
|
|
|
|
#
|
2019-02-12 08:22:48 +01:00
|
|
|
# Copyright (c) 2017 - 2019, Intel Corporation. All rights reserved.<BR>
|
2019-04-04 01:07:22 +02:00
|
|
|
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
2017-04-05 10:33:16 +02:00
|
|
|
#
|
|
|
|
|
##
|
|
|
|
|
|
|
|
|
|
[Defines]
|
|
|
|
|
INF_VERSION = 0x00010005
|
|
|
|
|
BASE_NAME = DxeRegisterCpuFeaturesLib
|
2017-07-11 05:32:40 +02:00
|
|
|
MODULE_UNI_FILE = RegisterCpuFeaturesLib.uni
|
2017-04-05 10:33:16 +02:00
|
|
|
FILE_GUID = ADE8F745-AA2E-49f6-8ED4-746B34867E52
|
|
|
|
|
MODULE_TYPE = DXE_DRIVER
|
|
|
|
|
VERSION_STRING = 1.0
|
|
|
|
|
LIBRARY_CLASS = RegisterCpuFeaturesLib|DXE_DRIVER
|
|
|
|
|
|
|
|
|
|
#
|
|
|
|
|
# The following information is for reference only and not required by the build tools.
|
|
|
|
|
#
|
|
|
|
|
# VALID_ARCHITECTURES = IA32 X64
|
|
|
|
|
#
|
|
|
|
|
|
|
|
|
|
[Sources.common]
|
|
|
|
|
DxeRegisterCpuFeaturesLib.c
|
|
|
|
|
RegisterCpuFeaturesLib.c
|
|
|
|
|
RegisterCpuFeatures.h
|
|
|
|
|
CpuFeaturesInitialize.c
|
|
|
|
|
|
|
|
|
|
[Packages]
|
|
|
|
|
MdePkg/MdePkg.dec
|
|
|
|
|
UefiCpuPkg/UefiCpuPkg.dec
|
|
|
|
|
|
|
|
|
|
[LibraryClasses]
|
|
|
|
|
BaseLib
|
|
|
|
|
DebugLib
|
|
|
|
|
PcdLib
|
|
|
|
|
LocalApicLib
|
|
|
|
|
BaseMemoryLib
|
|
|
|
|
MemoryAllocationLib
|
|
|
|
|
SynchronizationLib
|
|
|
|
|
UefiBootServicesTableLib
|
|
|
|
|
IoLib
|
UefiCpuPkg/RegisterCpuFeaturesLib: Add logic to support semaphore type.
V4 changes include:
1. Serial debug message for different threads when program the register table.
V3 changes include:
1. Use global variable instead of internal function to return string for register type
and dependence type.
2. Add comments for some complicated logic.
V2 changes include:
1. Add more description for the code part which need easy to understand.
2. Refine some code base on feedback for V1 changes.
V1 changes include:
In a system which has multiple cores, current set register value task costs huge times.
After investigation, current set MSR task costs most of the times. Current logic uses
SpinLock to let set MSR task as an single thread task for all cores. Because MSR has
scope attribute which may cause GP fault if multiple APs set MSR at the same time,
current logic use an easiest solution (use SpinLock) to avoid this issue, but it will
cost huge times.
In order to fix this performance issue, new solution will set MSRs base on their scope
attribute. After this, the SpinLock will not needed. Without SpinLock, new issue raised
which is caused by MSR dependence. For example, MSR A depends on MSR B which means MSR A
must been set after MSR B has been set. Also MSR B is package scope level and MSR A is
thread scope level. If system has multiple threads, Thread 1 needs to set the thread level
MSRs and thread 2 needs to set thread and package level MSRs. Set MSRs task for thread 1
and thread 2 like below:
Thread 1 Thread 2
MSR B N Y
MSR A Y Y
If driver don't control execute MSR order, for thread 1, it will execute MSR A first, but
at this time, MSR B not been executed yet by thread 2. system may trig exception at this
time.
In order to fix the above issue, driver introduces semaphore logic to control the MSR
execute sequence. For the above case, a semaphore will be add between MSR A and B for
all threads. Semaphore has scope info for it. The possible scope value is core or package.
For each thread, when it meets a semaphore during it set registers, it will 1) release
semaphore (+1) for each threads in this core or package(based on the scope info for this
semaphore) 2) acquire semaphore (-1) for all the threads in this core or package(based
on the scope info for this semaphore). With these two steps, driver can control MSR
sequence. Sample code logic like below:
//
// First increase semaphore count by 1 for processors in this package.
//
for (ProcessorIndex = 0; ProcessorIndex < PackageThreadsCount ; ProcessorIndex ++) {
LibReleaseSemaphore ((UINT32 *) &SemaphorePtr[PackageOffset + ProcessorIndex]);
}
//
// Second, check whether the count has reach the check number.
//
for (ProcessorIndex = 0; ProcessorIndex < ValidApCount; ProcessorIndex ++) {
LibWaitForSemaphore (&SemaphorePtr[ApOffset]);
}
Platform Requirement:
1. This change requires register MSR setting base on MSR scope info. If still register MSR
for all threads, exception may raised.
Known limitation:
1. Current CpuFeatures driver supports DXE instance and PEI instance. But semaphore logic
requires Aps execute in async mode which is not supported by PEI driver. So CpuFeature
PEI instance not works after this change. We plan to support async mode for PEI in phase
2 for this task.
Cc: Ruiyu Ni <ruiyu.ni@intel.com>
Cc: Laszlo Ersek <lersek@redhat.com>
Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Eric Dong <eric.dong@intel.com>
Reviewed-by: Ruiyu Ni <ruiyu.ni@intel.com>
2018-10-17 03:31:03 +02:00
|
|
|
UefiBootServicesTableLib
|
|
|
|
|
UefiLib
|
2017-04-05 10:33:16 +02:00
|
|
|
|
|
|
|
|
[Protocols]
|
|
|
|
|
gEfiMpServiceProtocolGuid ## CONSUMES
|
|
|
|
|
|
|
|
|
|
[Pcd]
|
|
|
|
|
gUefiCpuPkgTokenSpaceGuid.PcdCpuS3DataAddress ## CONSUMES
|
|
|
|
|
gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesSupport ## CONSUMES
|
|
|
|
|
gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesCapability ## PRODUCES
|
2019-02-12 08:22:48 +01:00
|
|
|
gUefiCpuPkgTokenSpaceGuid.PcdCpuFeaturesSetting ## PRODUCES ## CONSUMES
|
2017-04-05 10:33:16 +02:00
|
|
|
|
|
|
|
|
[Depex]
|
|
|
|
|
gEfiMpServiceProtocolGuid AND gEdkiiCpuFeaturesSetDoneGuid
|
