mirror of https://github.com/acidanthera/audk.git
IntelFsp2Pkg: Update Section Name in INF files
Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Liming Gao <liming.gao@intel.com> Cc: Jiewen Yao <jiewen.yao@intel.com> Reviewed-by: Jiewen Yao <jiewen.yao@intel.com>
This commit is contained in:
parent
f37bcdd60d
commit
034b941894
|
@ -1,8 +1,7 @@
|
||||||
## @file
|
## @file
|
||||||
# Component information file for the FSP notify phase PEI module.
|
# Component information file for the FSP notify phase PEI module.
|
||||||
#
|
#
|
||||||
#@copyright
|
# Copyright (c) 2016 - 2017, Intel Corporation. All rights reserved.
|
||||||
# Copyright (c) 2016 Intel Corporation. All rights reserved.
|
|
||||||
# This program and the accompanying materials
|
# This program and the accompanying materials
|
||||||
# are licensed and made available under the terms and conditions of the BSD License
|
# are licensed and made available under the terms and conditions of the BSD License
|
||||||
# which accompanies this distribution. The full text of the license may be found at
|
# which accompanies this distribution. The full text of the license may be found at
|
||||||
|
|
|
@ -1,7 +1,7 @@
|
||||||
## @file
|
## @file
|
||||||
# NULL instance of Base cache as RAM.
|
# NULL instance of Base cache as RAM.
|
||||||
#
|
#
|
||||||
# Copyright (c) 2014 - 2015, Intel Corporation. All rights reserved.<BR>
|
# Copyright (c) 2014 - 2017, Intel Corporation. All rights reserved.<BR>
|
||||||
#
|
#
|
||||||
# This program and the accompanying materials
|
# This program and the accompanying materials
|
||||||
# are licensed and made available under the terms and conditions of the BSD License
|
# are licensed and made available under the terms and conditions of the BSD License
|
||||||
|
@ -12,7 +12,7 @@
|
||||||
#
|
#
|
||||||
##
|
##
|
||||||
|
|
||||||
[defines]
|
[Defines]
|
||||||
INF_VERSION = 0x00010005
|
INF_VERSION = 0x00010005
|
||||||
BASE_NAME = BaseCacheAsRamLibNull
|
BASE_NAME = BaseCacheAsRamLibNull
|
||||||
FILE_GUID = 630AEB10-2106-4234-9DB3-836A3663F50D
|
FILE_GUID = 630AEB10-2106-4234-9DB3-836A3663F50D
|
||||||
|
@ -20,7 +20,7 @@
|
||||||
VERSION_STRING = 1.0
|
VERSION_STRING = 1.0
|
||||||
LIBRARY_CLASS = CacheAsRamLib
|
LIBRARY_CLASS = CacheAsRamLib
|
||||||
|
|
||||||
[sources.common]
|
[Sources.common]
|
||||||
DisableCacheAsRamNull.c
|
DisableCacheAsRamNull.c
|
||||||
|
|
||||||
[Packages]
|
[Packages]
|
||||||
|
|
|
@ -1,7 +1,7 @@
|
||||||
## @file
|
## @file
|
||||||
# Instance of BaseCache.
|
# Instance of BaseCache.
|
||||||
#
|
#
|
||||||
# Copyright (c) 2014 - 2015, Intel Corporation. All rights reserved.<BR>
|
# Copyright (c) 2014 - 2017, Intel Corporation. All rights reserved.<BR>
|
||||||
#
|
#
|
||||||
# This program and the accompanying materials
|
# This program and the accompanying materials
|
||||||
# are licensed and made available under the terms and conditions of the BSD License
|
# are licensed and made available under the terms and conditions of the BSD License
|
||||||
|
@ -12,7 +12,7 @@
|
||||||
#
|
#
|
||||||
##
|
##
|
||||||
|
|
||||||
[defines]
|
[Defines]
|
||||||
INF_VERSION = 0x00010005
|
INF_VERSION = 0x00010005
|
||||||
BASE_NAME = BaseCacheLib
|
BASE_NAME = BaseCacheLib
|
||||||
FILE_GUID = 8EF3A653-DA8B-4FFA-BB85-FF47406DB9F0
|
FILE_GUID = 8EF3A653-DA8B-4FFA-BB85-FF47406DB9F0
|
||||||
|
@ -20,7 +20,7 @@
|
||||||
VERSION_STRING = 1.0
|
VERSION_STRING = 1.0
|
||||||
LIBRARY_CLASS = CacheLib
|
LIBRARY_CLASS = CacheLib
|
||||||
|
|
||||||
[sources.IA32]
|
[Sources.IA32]
|
||||||
CacheLib.c
|
CacheLib.c
|
||||||
CacheLibInternal.h
|
CacheLibInternal.h
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue