mirror of
https://github.com/acidanthera/audk.git
synced 2025-07-21 20:54:29 +02:00
UnitTestFrameworkPkg: Add RISC-V architecture for RISC-V EDK2 CI.
Add RISC-V architecture to UnitTestFrameworkPkg for RISC-V EDK2 CI. BZ:2562: https://bugzilla.tianocore.org/show_bug.cgi?id=2562 Signed-off-by: Abner Chang <abner.chang@hpe.com> Reviewed-by: Bret Barkelew <bret.barkelew@microsoft.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Sean Brogan <sean.brogan@microsoft.com> Cc: Bret Barkelew <Bret.Barkelew@microsoft.com> Cc: Leif Lindholm <leif@nuviainc.com> Cc: Gilbert Chen <gilbert.chen@hpe.com> Cc: Daniel Schaefer <daniel.schaefer@hpe.com>
This commit is contained in:
parent
e428889115
commit
0467236267
@ -2,6 +2,7 @@
|
|||||||
# UnitTestFrameworkPkg
|
# UnitTestFrameworkPkg
|
||||||
#
|
#
|
||||||
# Copyright (c) 2019 - 2020, Intel Corporation. All rights reserved.<BR>
|
# Copyright (c) 2019 - 2020, Intel Corporation. All rights reserved.<BR>
|
||||||
|
# Copyright (c) 2020, Hewlett Packard Enterprise Development LP. All rights reserved.<BR>
|
||||||
#
|
#
|
||||||
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
||||||
#
|
#
|
||||||
@ -13,7 +14,7 @@
|
|||||||
PLATFORM_VERSION = 1.00
|
PLATFORM_VERSION = 1.00
|
||||||
DSC_SPECIFICATION = 0x00010005
|
DSC_SPECIFICATION = 0x00010005
|
||||||
OUTPUT_DIRECTORY = Build/UnitTestFrameworkPkg
|
OUTPUT_DIRECTORY = Build/UnitTestFrameworkPkg
|
||||||
SUPPORTED_ARCHITECTURES = IA32|X64|ARM|AARCH64
|
SUPPORTED_ARCHITECTURES = IA32|X64|ARM|AARCH64|RISCV64
|
||||||
BUILD_TARGETS = DEBUG|RELEASE|NOOPT
|
BUILD_TARGETS = DEBUG|RELEASE|NOOPT
|
||||||
SKUID_IDENTIFIER = DEFAULT
|
SKUID_IDENTIFIER = DEFAULT
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user