tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-07-24 06:04:52 +02:00
Code Issues Packages Projects Releases Wiki Activity

MdePkg/BaseLib: RISC-V: Add FPU CSR constants

Browse Source 
* Define CSR fcsr
* Define bitmasks for vs and fs bit fields in the mstatus register

Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
This commit is contained in:
Heinrich Schuchardt 2024-09-16 23:08:06 +02:00 committed by mergify[bot]
parent 7123940665
commit 28dd588ca8
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
MdePkg/Include/Register/RiscV64/RiscVEncoding.h
View File

@ -20,6 +20,7 @@
#define MSTATUS_SPP (1UL << MSTATUS_SPP_SHIFT) #define MSTATUS_SPP (1UL << MSTATUS_SPP_SHIFT)
#define MSTATUS_MPP_SHIFT 11 #define MSTATUS_MPP_SHIFT 11
#define MSTATUS_MPP (3UL << MSTATUS_MPP_SHIFT) #define MSTATUS_MPP (3UL << MSTATUS_MPP_SHIFT)
#define MSTATUS_FS 0x00006000UL
#define SSTATUS_SIE MSTATUS_SIE #define SSTATUS_SIE MSTATUS_SIE
#define SSTATUS_SPIE_SHIFT MSTATUS_SPIE_SHIFT #define SSTATUS_SPIE_SHIFT MSTATUS_SPIE_SHIFT
@ -76,6 +77,9 @@
#define CSR_CYCLE 0xc00 #define CSR_CYCLE 0xc00
#define CSR_TIME 0xc01 #define CSR_TIME 0xc01
/* Floating-Point */
#define CSR_FCSR 0x003
/* Supervisor Trap Setup */ /* Supervisor Trap Setup */
#define CSR_SSTATUS 0x100 #define CSR_SSTATUS 0x100
#define CSR_SEDELEG 0x102 #define CSR_SEDELEG 0x102