tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-07-23 21:54:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

MdePkg: Rename Cache Management Function To Clarify Fence Based Op

Browse Source 
There are different ways to manage cache on RISC-V Processors.
One way is to use fence instruction. Another way is to use CPU
specific cache management operation instructions ratified as
per RISC-V ISA specifications to be introduced in future
patches. Current method is fence instruction based, rename the
function accordingly to add that clarity.

Cc: Michael D Kinney <michael.d.kinney@intel.com>
Cc: Liming Gao <gaoliming@byosoft.com.cn>
Cc: Zhiguang Liu <zhiguang.liu@intel.com>
Cc: Sunil V L <sunilvl@ventanamicro.com>
Cc: Daniel Schaefer <git@danielschaefer.me>
Cc: Laszlo Ersek <lersek@redhat.com>
Cc: Pedro Falcato <pedro.falcato@gmail.com>

Signed-off-by: Dhaval Sharma <dhaval@rivosinc.com>
Reviewed-by: Laszlo Ersek <lersek@redhat.com>
This commit is contained in:
Dhaval 2023-12-13 20:29:28 +05:30 committed by mergify[bot]
parent 286b30f517
commit 30faafd024
3 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
MdePkg/Include/Library/BaseLib.h
View File

@ -212,7 +212,7 @@ RiscVClearPendingTimerInterrupt (
**/ **/
VOID VOID
EFIAPI EFIAPI
RiscVInvalidateInstCacheAsm ( RiscVInvalidateInstCacheFenceAsm (
VOID VOID
); );
@ -222,7 +222,7 @@ RiscVInvalidateInstCacheAsm (
**/ **/
VOID VOID
EFIAPI EFIAPI
RiscVInvalidateDataCacheAsm ( RiscVInvalidateDataCacheFenceAsm (
VOID VOID
); );

4
MdePkg/Library/BaseCacheMaintenanceLib/RiscVCache.c
View File

@ -21,7 +21,7 @@ InvalidateInstructionCache (
VOID VOID
) )
{ {
RiscVInvalidateInstCacheAsm (); RiscVInvalidateInstCacheFenceAsm ();
} }
/** /**
@ -193,7 +193,7 @@ InvalidateDataCache (
VOID VOID
) )
{ {
RiscVInvalidateDataCacheAsm (); RiscVInvalidateDataCacheFenceAsm ();
} }
/** /**

8
MdePkg/Library/BaseLib/RiscV64/FlushCache.S
View File

@ -9,13 +9,13 @@
//------------------------------------------------------------------------------ //------------------------------------------------------------------------------
.align 3 .align 3
ASM_GLOBAL ASM_PFX(RiscVInvalidateInstCacheAsm) ASM_GLOBAL ASM_PFX(RiscVInvalidateInstCacheFenceAsm)
ASM_GLOBAL ASM_PFX(RiscVInvalidateDataCacheAsm) ASM_GLOBAL ASM_PFX(RiscVInvalidateDataCacheFenceAsm)
ASM_PFX(RiscVInvalidateInstCacheAsm): ASM_PFX(RiscVInvalidateInstCacheFenceAsm):
fence.i fence.i
ret ret
ASM_PFX(RiscVInvalidateDataCacheAsm): ASM_PFX(RiscVInvalidateDataCacheFenceAsm):
fence fence
ret ret