mirror of https://github.com/acidanthera/audk.git
ArmPkg RVCT: add ADRL/LDRL macro equivalents
The GCC ARM builds have access to ADRL/LDRL macros that emit relative symbol references, i.e., references that do not require fixing up at load time (or FV generation time for XIP modules) Implement equivalent functionality for RVCT: note that this does not use movw/movt pairs, but the more compatible add/add/add or add/add/ldr sequences (which Clang does not support, unfortunately, hence the use of movw/movt for the GCC toolchain family) Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
This commit is contained in:
parent
c44f9a42d4
commit
4101c8753f
|
@ -26,4 +26,24 @@
|
|||
ldr $Reg, =($Data)
|
||||
MEND
|
||||
|
||||
MACRO
|
||||
adrll $Reg, $Symbol
|
||||
add $Reg, pc, #-8
|
||||
RELOC R_ARM_ALU_PC_G0_NC, $Symbol
|
||||
add $Reg, $Reg, #-4
|
||||
RELOC R_ARM_ALU_PC_G1_NC, $Symbol
|
||||
add $Reg, $Reg, #0
|
||||
RELOC R_ARM_ALU_PC_G2, $Symbol
|
||||
MEND
|
||||
|
||||
MACRO
|
||||
ldrl $Reg, $Symbol
|
||||
add $Reg, pc, #-8
|
||||
RELOC R_ARM_ALU_PC_G0_NC, $Symbol
|
||||
add $Reg, $Reg, #-4
|
||||
RELOC R_ARM_ALU_PC_G1_NC, $Symbol
|
||||
ldr $Reg, [$Reg, #0]
|
||||
RELOC R_ARM_LDR_PC_G2, $Symbol
|
||||
MEND
|
||||
|
||||
END
|
||||
|
|
Loading…
Reference in New Issue