mirror of https://github.com/acidanthera/audk.git
ArmPkg/BdsLib/Arm: Clean Data cache before disabling it
It is actually the same sequence as AArch64. Without cleaning the data cache prior to disable the cache, the LR value pushed on the stack when entering in ArmCleanInvalidateDataCache() might have been overwritten by this specific cache line maintenance. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@16012 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
parent
f4b491b56f
commit
5779aaafe9
|
@ -25,9 +25,11 @@ PreparePlatformHardware (
|
||||||
{
|
{
|
||||||
//Note: Interrupts will be disabled by the GIC driver when ExitBootServices() will be called.
|
//Note: Interrupts will be disabled by the GIC driver when ExitBootServices() will be called.
|
||||||
|
|
||||||
// Clean, invalidate, disable data cache
|
// Clean before Disable else the Stack gets corrupted with old data.
|
||||||
ArmDisableDataCache();
|
ArmCleanDataCache ();
|
||||||
ArmCleanInvalidateDataCache();
|
ArmDisableDataCache ();
|
||||||
|
// Invalidate all the entries that might have snuck in.
|
||||||
|
ArmInvalidateDataCache ();
|
||||||
|
|
||||||
// Invalidate and disable the Instruction cache
|
// Invalidate and disable the Instruction cache
|
||||||
ArmDisableInstructionCache ();
|
ArmDisableInstructionCache ();
|
||||||
|
|
Loading…
Reference in New Issue