MdePkg BaseLib: Convert X64/WriteDr4.asm to NASM

The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert
X64/WriteDr4.asm to X64/WriteDr4.nasm

Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
This commit is contained in:
Jordan Justen 2016-05-30 18:52:03 -07:00 committed by Liming Gao
parent 0490028c18
commit 5874dd6bbf
2 changed files with 45 additions and 0 deletions

View File

@ -541,6 +541,7 @@
X64/WriteDr6.asm | MSFT
X64/WriteDr5.nasm| MSFT
X64/WriteDr5.asm | MSFT
X64/WriteDr4.nasm| MSFT
X64/WriteDr4.asm | MSFT
X64/WriteDr3.asm | MSFT
X64/WriteDr2.asm | MSFT
@ -661,6 +662,7 @@
X64/WriteDr6.asm | INTEL
X64/WriteDr5.nasm| INTEL
X64/WriteDr5.asm | INTEL
X64/WriteDr4.nasm| INTEL
X64/WriteDr4.asm | INTEL
X64/WriteDr3.asm | INTEL
X64/WriteDr2.asm | INTEL

View File

@ -0,0 +1,43 @@
;------------------------------------------------------------------------------
;
; Copyright (c) 2006, Intel Corporation. All rights reserved.<BR>
; This program and the accompanying materials
; are licensed and made available under the terms and conditions of the BSD License
; which accompanies this distribution. The full text of the license may be found at
; http://opensource.org/licenses/bsd-license.php.
;
; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
;
; Module Name:
;
; WriteDr4.Asm
;
; Abstract:
;
; AsmWriteDr4 function
;
; Notes:
;
;------------------------------------------------------------------------------
DEFAULT REL
SECTION .text
;------------------------------------------------------------------------------
; UINTN
; EFIAPI
; AsmWriteDr4 (
; IN UINTN Value
; );
;------------------------------------------------------------------------------
global ASM_PFX(AsmWriteDr4)
ASM_PFX(AsmWriteDr4):
;
; There's no obvious reason to access this register, since it's aliased to
; DR6 when DE=0 or an exception generated when DE=1
;
DB 0xf, 0x23, 0xe1
mov rax, rcx
ret