tyler.durden
/
audk
mirror of https://github.com/acidanthera/audk.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

ArmPkg/ArmLib: Renamed Cp15CacheInfo into ArmCacheInfo 

CTR (Cache Type Register) has the same format on ARMv7 and AArch64.
Renaming Cp15CacheInfo() into ArmCacheInfo() makes this function
architecture independent.

Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Olivier Martin <olivier.martin@arm.com>



git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@15381 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
Olivier Martin 2014-03-24 15:26:22 +00:00 committed by oliviermartin
parent d9bd3f11cb
commit 647517279d
4 changed files with 18 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
ArmPkg/Include/Library/ArmLib.h
View File

@ -212,9 +212,9 @@ ArmReadIdPfr1 (
VOID VOID
); );
UINT32 UINTN
EFIAPI EFIAPI
Cp15CacheInfo ( ArmCacheInfo (
VOID VOID
); );

21
ArmPkg/Library/ArmLib/Arm9/Arm9CacheInformation.c
View File

@ -1,6 +1,7 @@
/** @file /** @file
Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR> Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
Copyright (c) 2014, ARM Limited. All rights reserved.
This program and the accompanying materials This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License are licensed and made available under the terms and conditions of the BSD License
@ -21,7 +22,7 @@ ArmCacheType (
VOID VOID
) )
{ {
switch (CACHE_TYPE(Cp15CacheInfo())) switch (CACHE_TYPE (ArmCacheInfo ()))
{ {
case CACHE_TYPE_WRITE_BACK: return ARM_CACHE_TYPE_WRITE_BACK; case CACHE_TYPE_WRITE_BACK: return ARM_CACHE_TYPE_WRITE_BACK;
default: return ARM_CACHE_TYPE_UNKNOWN; default: return ARM_CACHE_TYPE_UNKNOWN;
@ -34,7 +35,7 @@ ArmCacheArchitecture (
VOID VOID
) )
{ {
switch (CACHE_ARCHITECTURE(Cp15CacheInfo())) switch (CACHE_ARCHITECTURE (ArmCacheInfo ()))
{ {
case CACHE_ARCHITECTURE_UNIFIED: return ARM_CACHE_ARCHITECTURE_UNIFIED; case CACHE_ARCHITECTURE_UNIFIED: return ARM_CACHE_ARCHITECTURE_UNIFIED;
case CACHE_ARCHITECTURE_SEPARATE: return ARM_CACHE_ARCHITECTURE_SEPARATE; case CACHE_ARCHITECTURE_SEPARATE: return ARM_CACHE_ARCHITECTURE_SEPARATE;
@ -48,7 +49,7 @@ ArmDataCachePresent (
VOID VOID
) )
{ {
switch (DATA_CACHE_PRESENT(Cp15CacheInfo())) switch (DATA_CACHE_PRESENT (ArmCacheInfo ()))
{ {
case CACHE_PRESENT: return TRUE; case CACHE_PRESENT: return TRUE;
case CACHE_NOT_PRESENT: return FALSE; case CACHE_NOT_PRESENT: return FALSE;
@ -62,7 +63,7 @@ ArmDataCacheSize (
VOID VOID
) )
{ {
switch (DATA_CACHE_SIZE(Cp15CacheInfo())) switch (DATA_CACHE_SIZE (ArmCacheInfo ()))
{ {
case CACHE_SIZE_4_KB: return 4 * 1024; case CACHE_SIZE_4_KB: return 4 * 1024;
case CACHE_SIZE_8_KB: return 8 * 1024; case CACHE_SIZE_8_KB: return 8 * 1024;
@ -80,7 +81,7 @@ ArmDataCacheAssociativity (
VOID VOID
) )
{ {
switch (DATA_CACHE_ASSOCIATIVITY(Cp15CacheInfo())) switch (DATA_CACHE_ASSOCIATIVITY (ArmCacheInfo ()))
{ {
case CACHE_ASSOCIATIVITY_4_WAY: return 4; case CACHE_ASSOCIATIVITY_4_WAY: return 4;
case CACHE_ASSOCIATIVITY_DIRECT: return 1; case CACHE_ASSOCIATIVITY_DIRECT: return 1;
@ -94,7 +95,7 @@ ArmDataCacheLineLength (
VOID VOID
) )
{ {
switch (DATA_CACHE_LINE_LENGTH(Cp15CacheInfo())) switch (DATA_CACHE_LINE_LENGTH (ArmCacheInfo ()))
{ {
case CACHE_LINE_LENGTH_32_BYTES: return 32; case CACHE_LINE_LENGTH_32_BYTES: return 32;
default: return 0; default: return 0;
@ -107,7 +108,7 @@ ArmInstructionCachePresent (
VOID VOID
) )
{ {
switch (INSTRUCTION_CACHE_PRESENT(Cp15CacheInfo())) switch (INSTRUCTION_CACHE_PRESENT (ArmCacheInfo ()))
{ {
case CACHE_PRESENT: return TRUE; case CACHE_PRESENT: return TRUE;
case CACHE_NOT_PRESENT: return FALSE; case CACHE_NOT_PRESENT: return FALSE;
@ -121,7 +122,7 @@ ArmInstructionCacheSize (
VOID VOID
) )
{ {
switch (INSTRUCTION_CACHE_SIZE(Cp15CacheInfo())) switch (INSTRUCTION_CACHE_SIZE (ArmCacheInfo ()))
{ {
case CACHE_SIZE_4_KB: return 4 * 1024; case CACHE_SIZE_4_KB: return 4 * 1024;
case CACHE_SIZE_8_KB: return 8 * 1024; case CACHE_SIZE_8_KB: return 8 * 1024;
@ -139,7 +140,7 @@ ArmInstructionCacheAssociativity (
VOID VOID
) )
{ {
switch (INSTRUCTION_CACHE_ASSOCIATIVITY(Cp15CacheInfo())) switch (INSTRUCTION_CACHE_ASSOCIATIVITY (ArmCacheInfo ()))
{ {
case CACHE_ASSOCIATIVITY_8_WAY: return 8; case CACHE_ASSOCIATIVITY_8_WAY: return 8;
case CACHE_ASSOCIATIVITY_4_WAY: return 4; case CACHE_ASSOCIATIVITY_4_WAY: return 4;
@ -154,7 +155,7 @@ ArmInstructionCacheLineLength (
VOID VOID
) )
{ {
switch (INSTRUCTION_CACHE_LINE_LENGTH(Cp15CacheInfo())) switch (INSTRUCTION_CACHE_LINE_LENGTH (ArmCacheInfo ()))
{ {
case CACHE_LINE_LENGTH_32_BYTES: return 32; case CACHE_LINE_LENGTH_32_BYTES: return 32;
default: return 0; default: return 0;

4
ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.S
View File

@ -24,7 +24,7 @@
.text .text
.align 2 .align 2
GCC_ASM_EXPORT(ArmReadMidr) GCC_ASM_EXPORT(ArmReadMidr)
GCC_ASM_EXPORT(Cp15CacheInfo) GCC_ASM_EXPORT(ArmCacheInfo)
GCC_ASM_EXPORT(ArmGetInterruptState) GCC_ASM_EXPORT(ArmGetInterruptState)
GCC_ASM_EXPORT(ArmGetFiqState) GCC_ASM_EXPORT(ArmGetFiqState)
GCC_ASM_EXPORT(ArmGetTTBR0BaseAddress) GCC_ASM_EXPORT(ArmGetTTBR0BaseAddress)
@ -54,7 +54,7 @@ ASM_PFX(ArmReadMidr):
mrc p15,0,R0,c0,c0,0 mrc p15,0,R0,c0,c0,0
bx LR bx LR
ASM_PFX(Cp15CacheInfo): ASM_PFX(ArmCacheInfo):
mrc p15,0,R0,c0,c0,1 mrc p15,0,R0,c0,c0,1
bx LR bx LR

4
ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm
View File

@ -24,7 +24,7 @@
#endif #endif
EXPORT ArmReadMidr EXPORT ArmReadMidr
EXPORT Cp15CacheInfo EXPORT ArmCacheInfo
EXPORT ArmGetInterruptState EXPORT ArmGetInterruptState
EXPORT ArmGetFiqState EXPORT ArmGetFiqState
EXPORT ArmGetTTBR0BaseAddress EXPORT ArmGetTTBR0BaseAddress
@ -54,7 +54,7 @@ ArmReadMidr
mrc p15,0,R0,c0,c0,0 mrc p15,0,R0,c0,c0,0
bx LR bx LR
Cp15CacheInfo ArmCacheInfo
mrc p15,0,R0,c0,c0,1 mrc p15,0,R0,c0,c0,1
bx LR bx LR