mirror of https://github.com/acidanthera/audk.git
QuarkSocPkg: MemoryInit/Pei: remove set but unused variable TRFC
The expression that was used to set it had no side effects. Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Kelly Steele <kelly.steele@intel.com> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Laszlo Ersek <lersek@redhat.com> Reviewed-by: Jordan Justen <jordan.l.justen@intel.com> Reviewed-by: Jeff Fan <jeff.fan@intel.com>
This commit is contained in:
parent
8f7c4375be
commit
65f810dbd5
|
@ -391,7 +391,7 @@ static void prog_ddr_timing_control(
|
||||||
MRCParams_t *mrc_params)
|
MRCParams_t *mrc_params)
|
||||||
{
|
{
|
||||||
uint8_t TCL, WL;
|
uint8_t TCL, WL;
|
||||||
uint8_t TRP, TRCD, TRAS, TRFC, TWR, TWTR, TRRD, TRTP, TFAW;
|
uint8_t TRP, TRCD, TRAS, TWR, TWTR, TRRD, TRTP, TFAW;
|
||||||
uint32_t TCK;
|
uint32_t TCK;
|
||||||
|
|
||||||
RegDTR0 Dtr0;
|
RegDTR0 Dtr0;
|
||||||
|
@ -416,7 +416,6 @@ static void prog_ddr_timing_control(
|
||||||
TRP = TCL; // Per CAT MRC
|
TRP = TCL; // Per CAT MRC
|
||||||
TRCD = TCL; // Per CAT MRC
|
TRCD = TCL; // Per CAT MRC
|
||||||
TRAS = MCEIL(mrc_params->params.tRAS, TCK);
|
TRAS = MCEIL(mrc_params->params.tRAS, TCK);
|
||||||
TRFC = MCEIL(tRFC[mrc_params->params.DENSITY], TCK);
|
|
||||||
TWR = MCEIL(15000, TCK); // Per JEDEC: tWR=15000ps DDR2/3 from 800-1600
|
TWR = MCEIL(15000, TCK); // Per JEDEC: tWR=15000ps DDR2/3 from 800-1600
|
||||||
|
|
||||||
TWTR = MCEIL(mrc_params->params.tWTR, TCK);
|
TWTR = MCEIL(mrc_params->params.tWTR, TCK);
|
||||||
|
|
Loading…
Reference in New Issue