mirror of https://github.com/acidanthera/audk.git
MdePkg BaseLib Thunk16: Add Thunk16 NASM versions for MSFT/INTEL
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <liming.gao@intel.com>
This commit is contained in:
parent
2807e6b86a
commit
6655cbf19b
|
@ -155,6 +155,7 @@
|
||||||
Ia32/CpuId.c | MSFT
|
Ia32/CpuId.c | MSFT
|
||||||
Ia32/CpuBreakpoint.c | MSFT
|
Ia32/CpuBreakpoint.c | MSFT
|
||||||
Ia32/ARShiftU64.c | MSFT
|
Ia32/ARShiftU64.c | MSFT
|
||||||
|
Ia32/Thunk16.nasm | MSFT
|
||||||
Ia32/Thunk16.asm | MSFT
|
Ia32/Thunk16.asm | MSFT
|
||||||
Ia32/EnablePaging64.asm | MSFT
|
Ia32/EnablePaging64.asm | MSFT
|
||||||
Ia32/EnableCache.c | MSFT
|
Ia32/EnableCache.c | MSFT
|
||||||
|
@ -249,6 +250,7 @@
|
||||||
Ia32/CpuId.asm | INTEL
|
Ia32/CpuId.asm | INTEL
|
||||||
Ia32/CpuBreakpoint.asm | INTEL
|
Ia32/CpuBreakpoint.asm | INTEL
|
||||||
Ia32/ARShiftU64.asm | INTEL
|
Ia32/ARShiftU64.asm | INTEL
|
||||||
|
Ia32/Thunk16.nasm | INTEL
|
||||||
Ia32/Thunk16.asm | INTEL
|
Ia32/Thunk16.asm | INTEL
|
||||||
Ia32/EnablePaging64.asm | INTEL
|
Ia32/EnablePaging64.asm | INTEL
|
||||||
Ia32/EnableCache.asm | INTEL
|
Ia32/EnableCache.asm | INTEL
|
||||||
|
@ -307,6 +309,7 @@
|
||||||
X86DisablePaging32.c
|
X86DisablePaging32.c
|
||||||
|
|
||||||
[Sources.X64]
|
[Sources.X64]
|
||||||
|
X64/Thunk16.nasm
|
||||||
X64/Thunk16.asm
|
X64/Thunk16.asm
|
||||||
X64/CpuIdEx.asm
|
X64/CpuIdEx.asm
|
||||||
X64/CpuId.asm
|
X64/CpuId.asm
|
||||||
|
@ -481,7 +484,6 @@
|
||||||
X86DisablePaging64.c
|
X86DisablePaging64.c
|
||||||
X86DisablePaging32.c
|
X86DisablePaging32.c
|
||||||
X64/GccInline.c | GCC
|
X64/GccInline.c | GCC
|
||||||
X64/Thunk16.nasm | GCC
|
|
||||||
X64/Thunk16.S | XCODE
|
X64/Thunk16.S | XCODE
|
||||||
X64/SwitchStack.S | GCC
|
X64/SwitchStack.S | GCC
|
||||||
X64/SetJump.S | GCC
|
X64/SetJump.S | GCC
|
||||||
|
|
Loading…
Reference in New Issue