mirror of
https://github.com/acidanthera/audk.git
synced 2025-07-31 01:24:12 +02:00
ShellPkg/Pci.c: Update supported link speed to PCIe Gen6
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=4779 Refer to PCI express base specification Reversion 6.2, table 7-23 Link Capabilities Register. Supported Link Speeds Vector bit 5: speed 64 GT/s. Add the support to shell command 'pci'. Signed-off-by: HoraceX Lien <horacex.lien@intel.com> Cc: Zhichao Gao <zhichao.gao@intel.com> Reviewed-by: Zhichao Gao <zhichao.gao@intel.com>
This commit is contained in:
parent
80b59ff832
commit
665b223d57
@ -4809,6 +4809,9 @@ ExplainPcieLinkCap (
|
|||||||
case 5:
|
case 5:
|
||||||
MaxLinkSpeed = L"32.0 GT/s";
|
MaxLinkSpeed = L"32.0 GT/s";
|
||||||
break;
|
break;
|
||||||
|
case 6:
|
||||||
|
MaxLinkSpeed = L"64.0 GT/s";
|
||||||
|
break;
|
||||||
default:
|
default:
|
||||||
MaxLinkSpeed = L"Reserved";
|
MaxLinkSpeed = L"Reserved";
|
||||||
break;
|
break;
|
||||||
@ -5015,6 +5018,9 @@ ExplainPcieLinkStatus (
|
|||||||
case 5:
|
case 5:
|
||||||
CurLinkSpeed = L"32.0 GT/s";
|
CurLinkSpeed = L"32.0 GT/s";
|
||||||
break;
|
break;
|
||||||
|
case 6:
|
||||||
|
CurLinkSpeed = L"64.0 GT/s";
|
||||||
|
break;
|
||||||
default:
|
default:
|
||||||
CurLinkSpeed = L"Reserved";
|
CurLinkSpeed = L"Reserved";
|
||||||
break;
|
break;
|
||||||
|
Loading…
x
Reference in New Issue
Block a user