mirror of
https://github.com/acidanthera/audk.git
synced 2025-07-27 07:34:06 +02:00
OvmfPkg/SmmAccess: support extended TSEG size
In SmmAccessPeiEntryPoint(), map TSEG megabyte counts different from 1, 2 and 8 to the MCH_ESMRAMC_TSEG_EXT bit pattern (introduced in the previous patch), for the ESMRAMC.TSEG_SZ bit-field register. (Suggested by Jordan.) In SmramAccessGetCapabilities() -- backing both PEI_SMM_ACCESS_PPI.GetCapabilities() and EFI_SMM_ACCESS2_PROTOCOL.GetCapabilities() --, map the MCH_ESMRAMC_TSEG_EXT bit pattern found in the ESMRAMC.TSEG_SZ bit-field register to a byte count of (mQ35TsegMbytes * SIZE_1MB). (MCH_ESMRAMC_TSEG_EXT is the only possible pattern if none of MCH_ESMRAMC_TSEG_1MB, MCH_ESMRAMC_TSEG_2MB, and MCH_ESMRAMC_TSEG_8MB match.) The new code paths are not exercised just yet; for that, PlatformPei is going to have to set PcdQ35TsegMbytes (and consequently, SmramInternal's "mQ35TsegMbytes") to a value different from 1, 2, and 8. Cc: Jordan Justen <jordan.l.justen@intel.com> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Laszlo Ersek <lersek@redhat.com> Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
This commit is contained in:
parent
031e4ce262
commit
6812bb7bb5
@ -330,7 +330,8 @@ SmmAccessPeiEntryPoint (
|
|||||||
EsmramcVal &= ~(UINT32)MCH_ESMRAMC_TSEG_MASK;
|
EsmramcVal &= ~(UINT32)MCH_ESMRAMC_TSEG_MASK;
|
||||||
EsmramcVal |= mQ35TsegMbytes == 8 ? MCH_ESMRAMC_TSEG_8MB :
|
EsmramcVal |= mQ35TsegMbytes == 8 ? MCH_ESMRAMC_TSEG_8MB :
|
||||||
mQ35TsegMbytes == 2 ? MCH_ESMRAMC_TSEG_2MB :
|
mQ35TsegMbytes == 2 ? MCH_ESMRAMC_TSEG_2MB :
|
||||||
MCH_ESMRAMC_TSEG_1MB;
|
mQ35TsegMbytes == 1 ? MCH_ESMRAMC_TSEG_1MB :
|
||||||
|
MCH_ESMRAMC_TSEG_EXT;
|
||||||
EsmramcVal |= MCH_ESMRAMC_T_EN;
|
EsmramcVal |= MCH_ESMRAMC_T_EN;
|
||||||
PciWrite8 (DRAMC_REGISTER_Q35 (MCH_ESMRAMC), EsmramcVal);
|
PciWrite8 (DRAMC_REGISTER_Q35 (MCH_ESMRAMC), EsmramcVal);
|
||||||
|
|
||||||
|
@ -198,7 +198,9 @@ SmramAccessGetCapabilities (
|
|||||||
SmramMap[DescIdxMain].PhysicalSize =
|
SmramMap[DescIdxMain].PhysicalSize =
|
||||||
(TsegSizeBits == MCH_ESMRAMC_TSEG_8MB ? SIZE_8MB :
|
(TsegSizeBits == MCH_ESMRAMC_TSEG_8MB ? SIZE_8MB :
|
||||||
TsegSizeBits == MCH_ESMRAMC_TSEG_2MB ? SIZE_2MB :
|
TsegSizeBits == MCH_ESMRAMC_TSEG_2MB ? SIZE_2MB :
|
||||||
SIZE_1MB) - SmramMap[DescIdxSmmS3ResumeState].PhysicalSize;
|
TsegSizeBits == MCH_ESMRAMC_TSEG_1MB ? SIZE_1MB :
|
||||||
|
mQ35TsegMbytes * SIZE_1MB) -
|
||||||
|
SmramMap[DescIdxSmmS3ResumeState].PhysicalSize;
|
||||||
SmramMap[DescIdxMain].RegionState = CommonRegionState;
|
SmramMap[DescIdxMain].RegionState = CommonRegionState;
|
||||||
|
|
||||||
return EFI_SUCCESS;
|
return EFI_SUCCESS;
|
||||||
|
Loading…
x
Reference in New Issue
Block a user