IntelFsp2Pkg: SecFspSecPlatformLibNull support for X64

REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3893
1.Added SecFspSecPlatformLibNull support for X64.
2.Added X64 support to IntelFsp2Pkg.dsc.

Cc: Chasel Chiu <chasel.chiu@intel.com>
Cc: Nate DeSimone <nathaniel.l.desimone@intel.com>
Cc: Star Zeng <star.zeng@intel.com>
Cc: Ashraf Ali S <ashraf.ali.s@intel.com>
Signed-off-by: Ted Kuo <ted.kuo@intel.com>
Reviewed-by: Chasel Chiu <chasel.chiu@intel.com>
Reviewed-by: Nate DeSimone <nathaniel.l.desimone@intel.com>
This commit is contained in:
Ted Kuo 2022-04-15 01:37:40 -07:00 committed by mergify[bot]
parent 00aa71ce20
commit 6bec5a66ea
4 changed files with 79 additions and 4 deletions

View File

@ -1,7 +1,7 @@
## @file
# Provides driver and definitions to build fsp.
#
# Copyright (c) 2014 - 2021, Intel Corporation. All rights reserved.<BR>
# Copyright (c) 2014 - 2022, Intel Corporation. All rights reserved.<BR>
# SPDX-License-Identifier: BSD-2-Clause-Patent
#
##
@ -12,7 +12,7 @@
PLATFORM_VERSION = 0.1
DSC_SPECIFICATION = 0x00010005
OUTPUT_DIRECTORY = Build/IntelFsp2Pkg
SUPPORTED_ARCHITECTURES = IA32
SUPPORTED_ARCHITECTURES = IA32|X64
BUILD_TARGETS = DEBUG|RELEASE|NOOPT
SKUID_IDENTIFIER = DEFAULT

View File

@ -1,7 +1,7 @@
## @file
# NULL instance of Platform Sec Lib.
#
# Copyright (c) 2014 - 2016, Intel Corporation. All rights reserved.<BR>
# Copyright (c) 2014 - 2022, Intel Corporation. All rights reserved.<BR>
#
# SPDX-License-Identifier: BSD-2-Clause-Patent
#
@ -23,7 +23,7 @@
#
# The following information is for reference only and not required by the build tools.
#
# VALID_ARCHITECTURES = IA32
# VALID_ARCHITECTURES = IA32 X64
#
################################################################################
@ -39,6 +39,10 @@
Ia32/Flat32.nasm
Ia32/SecCarInit.nasm
[Sources.X64]
X64/Long64.nasm
X64/SecCarInit.nasm
################################################################################
#
# Package Dependency Section - list of Package files that are required for

View File

@ -0,0 +1,31 @@
;; @file
; This is the code that performs early platform initialization.
; It consumes the reset vector, configures the stack.
;
; Copyright (c) 2022, Intel Corporation. All rights reserved.<BR>
; SPDX-License-Identifier: BSD-2-Clause-Patent
;;
;
; Define assembler characteristics
;
extern ASM_PFX(TempRamInitApi)
SECTION .text
%macro RET_RSI 0
movd rsi, mm7 ; restore RSI from MM7
jmp rsi
%endmacro
;
; Perform early platform initialization
;
global ASM_PFX(SecPlatformInit)
ASM_PFX(SecPlatformInit):
RET_RSI

View File

@ -0,0 +1,40 @@
;; @file
; SEC CAR function
;
; Copyright (c) 2022, Intel Corporation. All rights reserved.<BR>
; SPDX-License-Identifier: BSD-2-Clause-Patent
;;
;
; Define assembler characteristics
;
%macro RET_RSI 0
movd rsi, mm7 ; move ReturnAddress from MM7 to RSI
jmp rsi
%endmacro
SECTION .text
;-----------------------------------------------------------------------------
;
; Section: SecCarInit
;
; Description: This function initializes the Cache for Data, Stack, and Code
;
;-----------------------------------------------------------------------------
global ASM_PFX(SecCarInit)
ASM_PFX(SecCarInit):
;
; Set up CAR
;
xor rax, rax
SecCarInitExit:
RET_RSI