mirror of https://github.com/acidanthera/audk.git
MdePkg/BaseLib.h: Update IA32_CR4 structure for 5-level paging
5-level paging is documented in white paper: https://software.intel.com/sites/default/files/managed/2b/80/5-level_paging_white_paper.pdf Commitf8113e2500
changed Cpuid.h already. This patch updates IA32_CR4 structure to include LA57 field. Signed-off-by: Ray Ni <ray.ni@intel.com> Cc: Eric Dong <eric.dong@intel.com> Regression-tested-by: Laszlo Ersek <lersek@redhat.com> Reviewed-by: Eric Dong <eric.dong@intel.com> Reviewed-by: Michael D Kinney <michael.d.kinney@intel.com> (cherry picked from commit7c5010c7f8
)
This commit is contained in:
parent
deb90ac03a
commit
6e5a33d1fb
|
@ -5324,7 +5324,8 @@ typedef union {
|
|||
UINT32 OSXMMEXCPT:1; ///< Operating System Support for
|
||||
///< Unmasked SIMD Floating Point
|
||||
///< Exceptions.
|
||||
UINT32 Reserved_0:2; ///< Reserved.
|
||||
UINT32 Reserved_2:1; ///< Reserved.
|
||||
UINT32 LA57:1; ///< Linear Address 57bit.
|
||||
UINT32 VMXE:1; ///< VMX Enable
|
||||
UINT32 Reserved_1:18; ///< Reserved.
|
||||
} Bits;
|
||||
|
|
Loading…
Reference in New Issue