tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-07-25 22:54:51 +02:00
Code Issues Packages Projects Releases Wiki Activity

ArmPkg/CpuDxe: set DmaBufferAlignment according to CWG

Browse Source 
The DmaBufferAlignment currently defaults to 4, which is dangerously
small and may result in lost data on platforms that perform non-coherent
DMA. So instead, take the CWG value from the cache info registers.

Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
This commit is contained in:
Ard Biesheuvel 2016-10-31 15:43:49 +00:00
parent a8f37449c7
commit 756a514aa4
1 changed files with 12 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
ArmPkg/Drivers/CpuDxe/CpuDxe.c
View File

@ -225,9 +225,18 @@ EFI_CPU_ARCH_PROTOCOL mCpu = {
CpuGetTimerValue, CpuGetTimerValue,
CpuSetMemoryAttributes, CpuSetMemoryAttributes,
0, // NumberOfTimers 0, // NumberOfTimers
4, // DmaBufferAlignment 2048, // DmaBufferAlignment
}; };
STATIC
VOID
InitializeDma (
IN OUT EFI_CPU_ARCH_PROTOCOL *CpuArchProtocol
)
{
CpuArchProtocol->DmaBufferAlignment = ArmCacheWritebackGranule ();
}
EFI_STATUS EFI_STATUS
CpuDxeInitialize ( CpuDxeInitialize (
IN EFI_HANDLE ImageHandle, IN EFI_HANDLE ImageHandle,
@ -239,6 +248,8 @@ CpuDxeInitialize (
InitializeExceptions (&mCpu); InitializeExceptions (&mCpu);
InitializeDma (&mCpu);
Status = gBS->InstallMultipleProtocolInterfaces ( Status = gBS->InstallMultipleProtocolInterfaces (
&mCpuHandle, &mCpuHandle,
&gEfiCpuArchProtocolGuid, &mCpu, &gEfiCpuArchProtocolGuid, &mCpu,