mirror of https://github.com/acidanthera/audk.git
Add code to identify D0 stepping ValleyView SoC.
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Shifei Lu <shifeix.a.lu@intel.com> Reviewed-by: David Wei <david.wei@intel.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17034 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
parent
c01934fb18
commit
8268a01d2c
|
@ -119,6 +119,8 @@ typedef enum {
|
|||
#define V_PCH_LPC_RID_B 0x0C // B3 Stepping (25 x 27)
|
||||
#define V_PCH_LPC_RID_C 0x0D // C0 Stepping (17 x 17)
|
||||
#define V_PCH_LPC_RID_D 0x0E // C0 Stepping (25 x 27)
|
||||
#define V_PCH_LPC_RID_E 0x10 // D0 Stepping (17 x 17)
|
||||
#define V_PCH_LPC_RID_F 0x11 // D0 Stepping (25 x 27)
|
||||
|
||||
#define R_PCH_LPC_MLT 0x0D // Master Latency Timer
|
||||
#define B_PCH_LPC_MLT_MLC 0xF8 // Master Latency Count
|
||||
|
|
|
@ -84,6 +84,11 @@ PchStepping (
|
|||
return PchC0;
|
||||
break;
|
||||
|
||||
case V_PCH_LPC_RID_E:
|
||||
case V_PCH_LPC_RID_F:
|
||||
return PchD0;
|
||||
break;
|
||||
|
||||
default:
|
||||
return PchSteppingMax;
|
||||
break;
|
||||
|
|
Loading…
Reference in New Issue