tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-04-08 17:05:09 +02:00
Code Issues Packages Projects Releases Wiki Activity

UefiCpuPkg: Replace the un-necessary WBINVD instruction at the reset vector with two NOPs in VTF0.

Browse Source 
Signed-off-by: rsun3
Reviewed-by: mdkinney

git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@12085 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
rsun3 2011-08-04 03:25:14 +00:00
parent c5493c54d5
commit 8332983e2e
7 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
UefiCpuPkg/ResetVector/Vtf0/Bin/ResetVector.ia32.port80.raw
View File

Binary file not shown.

BIN
UefiCpuPkg/ResetVector/Vtf0/Bin/ResetVector.ia32.raw
View File

Binary file not shown.

BIN
UefiCpuPkg/ResetVector/Vtf0/Bin/ResetVector.ia32.serial.raw
View File

Binary file not shown.

BIN
UefiCpuPkg/ResetVector/Vtf0/Bin/ResetVector.x64.port80.raw
View File

Binary file not shown.

BIN
UefiCpuPkg/ResetVector/Vtf0/Bin/ResetVector.x64.raw
View File

Binary file not shown.

BIN
UefiCpuPkg/ResetVector/Vtf0/Bin/ResetVector.x64.serial.raw
View File

Binary file not shown.

5
UefiCpuPkg/ResetVector/Vtf0/Ia16/ResetVectorVtf0.asm
View File

@ -2,7 +2,7 @@
; @file ; @file
; First code exectuted by processor after resetting. ; First code exectuted by processor after resetting.
; ;
; Copyright (c) 2008 - 2009, Intel Corporation. All rights reserved.<BR> ; Copyright (c) 2008 - 2011, Intel Corporation. All rights reserved.<BR>
; This program and the accompanying materials ; This program and the accompanying materials
; are licensed and made available under the terms and conditions of the BSD License ; are licensed and made available under the terms and conditions of the BSD License
; which accompanies this distribution. The full text of the license may be found at ; which accompanies this distribution. The full text of the license may be found at
@ -48,7 +48,8 @@ resetVector:
; ;
; This is where the processor will begin execution ; This is where the processor will begin execution
; ;
wbinvd nop
nop
jmp short EarlyBspInitReal16 jmp short EarlyBspInitReal16
ALIGN 16 ALIGN 16