mirror of https://github.com/acidanthera/audk.git
UefiCpuPkg CpuCommonFeaturesLib: Enhance Ppin code
BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=1961 Enhance Ppin code to enable and unlock for TRUE State, and disable and lock for FALSE State. Note: enable and lock could not be set both. According to SDM, once Enable_PPIN is set, attempt to write 1 to LockOut will cause #GP, and writing 1 to LockOut is permitted only if Enable_PPIN is clear. Cc: Laszlo Ersek <lersek@redhat.com> Cc: Eric Dong <eric.dong@intel.com> Cc: Ray Ni <ray.ni@intel.com> Cc: Chandana Kumar <chandana.c.kumar@intel.com> Cc: Kevin Li <kevin.y.li@intel.com> Signed-off-by: Star Zeng <star.zeng@intel.com> Reviewed-by: Ray Ni <ray.ni@intel.com> Reviewed-by: Eric Dong <eric.dong@intel.com>
This commit is contained in:
parent
51dd408ae1
commit
84a4594720
|
@ -863,6 +863,21 @@ FeatureControlGetConfigData (
|
|||
IN UINTN NumberOfProcessors
|
||||
);
|
||||
|
||||
/**
|
||||
Prepares for the data used by CPU feature detection and initialization.
|
||||
|
||||
@param[in] NumberOfProcessors The number of CPUs in the platform.
|
||||
|
||||
@return Pointer to a buffer of CPU related configuration data.
|
||||
|
||||
@note This service could be called by BSP only.
|
||||
**/
|
||||
VOID *
|
||||
EFIAPI
|
||||
PpinGetConfigData (
|
||||
IN UINTN NumberOfProcessors
|
||||
);
|
||||
|
||||
/**
|
||||
Detects if Protected Processor Inventory Number feature supported on current
|
||||
processor.
|
||||
|
|
|
@ -203,7 +203,7 @@ CpuCommonFeaturesLibConstructor (
|
|||
if (IsCpuFeatureSupported (CPU_FEATURE_PPIN)) {
|
||||
Status = RegisterCpuFeature (
|
||||
"PPIN",
|
||||
NULL,
|
||||
PpinGetConfigData,
|
||||
PpinSupport,
|
||||
PpinInitialize,
|
||||
CPU_FEATURE_PPIN,
|
||||
|
|
|
@ -8,6 +8,28 @@
|
|||
|
||||
#include "CpuCommonFeatures.h"
|
||||
|
||||
/**
|
||||
Prepares for the data used by CPU feature detection and initialization.
|
||||
|
||||
@param[in] NumberOfProcessors The number of CPUs in the platform.
|
||||
|
||||
@return Pointer to a buffer of CPU related configuration data.
|
||||
|
||||
@note This service could be called by BSP only.
|
||||
**/
|
||||
VOID *
|
||||
EFIAPI
|
||||
PpinGetConfigData (
|
||||
IN UINTN NumberOfProcessors
|
||||
)
|
||||
{
|
||||
VOID *ConfigData;
|
||||
|
||||
ConfigData = AllocateZeroPool (sizeof (MSR_IVY_BRIDGE_PPIN_CTL_REGISTER) * NumberOfProcessors);
|
||||
ASSERT (ConfigData != NULL);
|
||||
return ConfigData;
|
||||
}
|
||||
|
||||
/**
|
||||
Detects if Protected Processor Inventory Number feature supported on current
|
||||
processor.
|
||||
|
@ -34,6 +56,7 @@ PpinSupport (
|
|||
)
|
||||
{
|
||||
MSR_IVY_BRIDGE_PLATFORM_INFO_1_REGISTER PlatformInfo;
|
||||
MSR_IVY_BRIDGE_PPIN_CTL_REGISTER *MsrPpinCtrl;
|
||||
|
||||
if ((CpuInfo->DisplayFamily == 0x06) &&
|
||||
((CpuInfo->DisplayModel == 0x3E) || // Xeon E5 V2
|
||||
|
@ -47,7 +70,12 @@ PpinSupport (
|
|||
// Check whether platform support this feature.
|
||||
//
|
||||
PlatformInfo.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_PLATFORM_INFO_1);
|
||||
return (PlatformInfo.Bits.PPIN_CAP != 0);
|
||||
if (PlatformInfo.Bits.PPIN_CAP != 0) {
|
||||
MsrPpinCtrl = (MSR_IVY_BRIDGE_PPIN_CTL_REGISTER *) ConfigData;
|
||||
ASSERT (MsrPpinCtrl != NULL);
|
||||
MsrPpinCtrl[ProcessorNumber].Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_PPIN_CTL);
|
||||
return TRUE;
|
||||
}
|
||||
}
|
||||
|
||||
return FALSE;
|
||||
|
@ -73,6 +101,7 @@ PpinSupport (
|
|||
@retval RETURN_DEVICE_ERROR Device can't change state because it has been
|
||||
locked.
|
||||
|
||||
@note This service could be called by BSP only.
|
||||
**/
|
||||
RETURN_STATUS
|
||||
EFIAPI
|
||||
|
@ -83,16 +112,18 @@ PpinInitialize (
|
|||
IN BOOLEAN State
|
||||
)
|
||||
{
|
||||
MSR_IVY_BRIDGE_PPIN_CTL_REGISTER MsrPpinCtrl;
|
||||
MSR_IVY_BRIDGE_PPIN_CTL_REGISTER *MsrPpinCtrl;
|
||||
|
||||
MsrPpinCtrl = (MSR_IVY_BRIDGE_PPIN_CTL_REGISTER *) ConfigData;
|
||||
ASSERT (MsrPpinCtrl != NULL);
|
||||
|
||||
//
|
||||
// Check whether device already lock this register.
|
||||
// If already locked, just base on the request state and
|
||||
// Check whether processor already lock this register.
|
||||
// If already locked, just based on the request state and
|
||||
// the current state to return the status.
|
||||
//
|
||||
MsrPpinCtrl.Uint64 = AsmReadMsr64 (MSR_IVY_BRIDGE_PPIN_CTL);
|
||||
if (MsrPpinCtrl.Bits.LockOut != 0) {
|
||||
return MsrPpinCtrl.Bits.Enable_PPIN == State ? RETURN_SUCCESS : RETURN_DEVICE_ERROR;
|
||||
if (MsrPpinCtrl[ProcessorNumber].Bits.LockOut != 0) {
|
||||
return MsrPpinCtrl[ProcessorNumber].Bits.Enable_PPIN == State ? RETURN_SUCCESS : RETURN_DEVICE_ERROR;
|
||||
}
|
||||
|
||||
//
|
||||
|
@ -106,13 +137,27 @@ PpinInitialize (
|
|||
return RETURN_SUCCESS;
|
||||
}
|
||||
|
||||
CPU_REGISTER_TABLE_WRITE_FIELD (
|
||||
if (State) {
|
||||
//
|
||||
// Enable and Unlock.
|
||||
// According to SDM, once Enable_PPIN is set, attempt to write 1 to LockOut will cause #GP.
|
||||
//
|
||||
MsrPpinCtrl[ProcessorNumber].Bits.Enable_PPIN = 1;
|
||||
MsrPpinCtrl[ProcessorNumber].Bits.LockOut = 0;
|
||||
} else {
|
||||
//
|
||||
// Disable and Lock.
|
||||
// According to SDM, writing 1 to LockOut is permitted only if Enable_PPIN is clear.
|
||||
//
|
||||
MsrPpinCtrl[ProcessorNumber].Bits.Enable_PPIN = 0;
|
||||
MsrPpinCtrl[ProcessorNumber].Bits.LockOut = 1;
|
||||
}
|
||||
|
||||
CPU_REGISTER_TABLE_WRITE64 (
|
||||
ProcessorNumber,
|
||||
Msr,
|
||||
MSR_IVY_BRIDGE_PPIN_CTL,
|
||||
MSR_IVY_BRIDGE_PPIN_CTL_REGISTER,
|
||||
Bits.Enable_PPIN,
|
||||
(State) ? 1 : 0
|
||||
MsrPpinCtrl[ProcessorNumber].Uint64
|
||||
);
|
||||
|
||||
return RETURN_SUCCESS;
|
||||
|
|
Loading…
Reference in New Issue