tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-07-27 07:34:06 +02:00
Code Issues Packages Projects Releases Wiki Activity

PcAtChipsetPkg/PciHostBridgeDxe/PciHostBridge.h: strip trailing ws from code

Browse Source 
Cc: Ruiyu Ni <ruiyu.ni@intel.com>
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Laszlo Ersek <lersek@redhat.com>
Regression-tested-by: Gabriel Somlo <somlo@cmu.edu>
Reviewed-by: Ruiyu Ni <ruiyu.ni@intel.com>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>

git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17946 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
Laszlo Ersek 2015-07-14 12:01:11 +00:00 committed by lersek
parent 90ac6ac2a4
commit 947b1f3cad
1 changed files with 17 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
PcAtChipsetPkg/PciHostBridgeDxe/PciHostBridge.h
View File

@ -59,14 +59,14 @@ typedef struct {
EFI_HANDLE HostBridgeHandle; EFI_HANDLE HostBridgeHandle;
UINTN RootBridgeNumber; UINTN RootBridgeNumber;
LIST_ENTRY Head; LIST_ENTRY Head;
BOOLEAN ResourceSubmited; BOOLEAN ResourceSubmited;
BOOLEAN CanRestarted; BOOLEAN CanRestarted;
EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL ResAlloc; EFI_PCI_HOST_BRIDGE_RESOURCE_ALLOCATION_PROTOCOL ResAlloc;
} PCI_HOST_BRIDGE_INSTANCE; } PCI_HOST_BRIDGE_INSTANCE;
#define INSTANCE_FROM_RESOURCE_ALLOCATION_THIS(a) \ #define INSTANCE_FROM_RESOURCE_ALLOCATION_THIS(a) \
CR(a, PCI_HOST_BRIDGE_INSTANCE, ResAlloc, PCI_HOST_BRIDGE_SIGNATURE) CR(a, PCI_HOST_BRIDGE_INSTANCE, ResAlloc, PCI_HOST_BRIDGE_SIGNATURE)
// //
// HostBridge Resource Allocation interface // HostBridge Resource Allocation interface
// //
@ -551,13 +551,13 @@ typedef struct {
typedef struct { typedef struct {
UINT64 BusBase; UINT64 BusBase;
UINT64 BusLimit; UINT64 BusLimit;
UINT64 MemBase; UINT64 MemBase;
UINT64 MemLimit; UINT64 MemLimit;
UINT64 IoBase; UINT64 IoBase;
UINT64 IoLimit; UINT64 IoLimit;
} PCI_ROOT_BRIDGE_RESOURCE_APERTURE; } PCI_ROOT_BRIDGE_RESOURCE_APERTURE;
typedef enum { typedef enum {
@ -595,21 +595,21 @@ typedef struct {
UINT64 RootBridgeAttrib; UINT64 RootBridgeAttrib;
UINT64 Attributes; UINT64 Attributes;
UINT64 Supports; UINT64 Supports;
// //
// Specific for this memory controller: Bus, I/O, Mem // Specific for this memory controller: Bus, I/O, Mem
// //
PCI_RES_NODE ResAllocNode[6]; PCI_RES_NODE ResAllocNode[6];
// //
// Addressing for Memory and I/O and Bus arrange // Addressing for Memory and I/O and Bus arrange
// //
UINT64 BusBase; UINT64 BusBase;
UINT64 MemBase; UINT64 MemBase;
UINT64 IoBase; UINT64 IoBase;
UINT64 BusLimit; UINT64 BusLimit;
UINT64 MemLimit; UINT64 MemLimit;
UINT64 IoLimit; UINT64 IoLimit;
EFI_DEVICE_PATH_PROTOCOL *DevicePath; EFI_DEVICE_PATH_PROTOCOL *DevicePath;
EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL Io; EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL Io;