mirror of https://github.com/acidanthera/audk.git
MdePkg BaseLib: Convert X64/CpuIdEx.asm to NASM
The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/CpuIdEx.asm to X64/CpuIdEx.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
This commit is contained in:
parent
b204f668cd
commit
9f6bfc112e
|
@ -429,6 +429,7 @@
|
||||||
[Sources.X64]
|
[Sources.X64]
|
||||||
X64/Thunk16.nasm
|
X64/Thunk16.nasm
|
||||||
X64/Thunk16.asm
|
X64/Thunk16.asm
|
||||||
|
X64/CpuIdEx.nasm
|
||||||
X64/CpuIdEx.asm
|
X64/CpuIdEx.asm
|
||||||
X64/CpuId.asm
|
X64/CpuId.asm
|
||||||
X64/LongJump.asm
|
X64/LongJump.asm
|
||||||
|
@ -609,6 +610,7 @@
|
||||||
X64/EnableDisableInterrupts.S | GCC
|
X64/EnableDisableInterrupts.S | GCC
|
||||||
X64/DisablePaging64.S | GCC
|
X64/DisablePaging64.S | GCC
|
||||||
X64/CpuId.S | GCC
|
X64/CpuId.S | GCC
|
||||||
|
X64/CpuIdEx.nasm| GCC
|
||||||
X64/CpuIdEx.S | GCC
|
X64/CpuIdEx.S | GCC
|
||||||
X64/EnableCache.S | GCC
|
X64/EnableCache.S | GCC
|
||||||
X64/DisableCache.S | GCC
|
X64/DisableCache.S | GCC
|
||||||
|
|
|
@ -0,0 +1,66 @@
|
||||||
|
;------------------------------------------------------------------------------
|
||||||
|
;
|
||||||
|
; Copyright (c) 2006 - 2008, Intel Corporation. All rights reserved.<BR>
|
||||||
|
; This program and the accompanying materials
|
||||||
|
; are licensed and made available under the terms and conditions of the BSD License
|
||||||
|
; which accompanies this distribution. The full text of the license may be found at
|
||||||
|
; http://opensource.org/licenses/bsd-license.php.
|
||||||
|
;
|
||||||
|
; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
||||||
|
; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
||||||
|
;
|
||||||
|
; Module Name:
|
||||||
|
;
|
||||||
|
; CpuIdEx.Asm
|
||||||
|
;
|
||||||
|
; Abstract:
|
||||||
|
;
|
||||||
|
; AsmCpuidEx function
|
||||||
|
;
|
||||||
|
; Notes:
|
||||||
|
;
|
||||||
|
;------------------------------------------------------------------------------
|
||||||
|
|
||||||
|
DEFAULT REL
|
||||||
|
SECTION .text
|
||||||
|
|
||||||
|
;------------------------------------------------------------------------------
|
||||||
|
; UINT32
|
||||||
|
; EFIAPI
|
||||||
|
; AsmCpuidEx (
|
||||||
|
; IN UINT32 RegisterInEax,
|
||||||
|
; IN UINT32 RegisterInEcx,
|
||||||
|
; OUT UINT32 *RegisterOutEax OPTIONAL,
|
||||||
|
; OUT UINT32 *RegisterOutEbx OPTIONAL,
|
||||||
|
; OUT UINT32 *RegisterOutEcx OPTIONAL,
|
||||||
|
; OUT UINT32 *RegisterOutEdx OPTIONAL
|
||||||
|
; )
|
||||||
|
;------------------------------------------------------------------------------
|
||||||
|
global ASM_PFX(AsmCpuidEx)
|
||||||
|
ASM_PFX(AsmCpuidEx):
|
||||||
|
push rbx
|
||||||
|
mov eax, ecx
|
||||||
|
mov ecx, edx
|
||||||
|
push rax ; save Index on stack
|
||||||
|
cpuid
|
||||||
|
mov r10, [rsp + 0x38]
|
||||||
|
test r10, r10
|
||||||
|
jz .0
|
||||||
|
mov [r10], ecx
|
||||||
|
.0:
|
||||||
|
mov rcx, r8
|
||||||
|
jrcxz .1
|
||||||
|
mov [rcx], eax
|
||||||
|
.1:
|
||||||
|
mov rcx, r9
|
||||||
|
jrcxz .2
|
||||||
|
mov [rcx], ebx
|
||||||
|
.2:
|
||||||
|
mov rcx, [rsp + 0x40]
|
||||||
|
jrcxz .3
|
||||||
|
mov [rcx], edx
|
||||||
|
.3:
|
||||||
|
pop rax ; restore Index to rax as return value
|
||||||
|
pop rbx
|
||||||
|
ret
|
||||||
|
|
Loading…
Reference in New Issue