tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-07-22 13:14:26 +02:00
Code Issues Packages Projects Releases Wiki Activity

MdePkg/Library/Pci: Fix various typos

Browse Source 
Fix various typos in comments and documentation.

Cc: Michael D Kinney <michael.d.kinney@intel.com>
Cc: Liming Gao <liming.gao@intel.com>
Signed-off-by: Antoine Coeur <coeur@gmx.fr>
Reviewed-by: Philippe Mathieu-Daude <philmd@redhat.com>
Reviewed-by: Michael D Kinney <michael.d.kinney@intel.com>
Reviewed-by: Liming Gao <liming.gao@intel.com>
Signed-off-by: Philippe Mathieu-Daude <philmd@redhat.com>
Message-Id: <20200207010831.9046-26-philmd@redhat.com>
This commit is contained in:
Antoine Coeur 2020-02-07 02:07:38 +01:00 committed by mergify[bot]
parent c1d8b697cf
commit a8ecf980c0
6 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
MdePkg/Include/Library/PciCf8Lib.h
View File

@ -1027,7 +1027,7 @@ PciCf8BitFieldAndThenOr32 (
Size into the buffer specified by Buffer. This function only allows the PCI Size into the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be read. Size is configuration registers from a single PCI function to be read. Size is
returned. When possible 32-bit PCI configuration read cycles are used to read returned. When possible 32-bit PCI configuration read cycles are used to read
from StartAdress to StartAddress + Size. Due to alignment restrictions, 8-bit from StartAddress to StartAddress + Size. Due to alignment restrictions, 8-bit
and 16-bit PCI configuration read cycles may be used at the beginning and the and 16-bit PCI configuration read cycles may be used at the beginning and the
end of the range. end of the range.
@ -1060,7 +1060,7 @@ PciCf8ReadBuffer (
Size from the buffer specified by Buffer. This function only allows the PCI Size from the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be written. Size is configuration registers from a single PCI function to be written. Size is
returned. When possible 32-bit PCI configuration write cycles are used to returned. When possible 32-bit PCI configuration write cycles are used to
write from StartAdress to StartAddress + Size. Due to alignment restrictions, write from StartAddress to StartAddress + Size. Due to alignment restrictions,
8-bit and 16-bit PCI configuration write cycles may be used at the beginning 8-bit and 16-bit PCI configuration write cycles may be used at the beginning
and the end of the range. and the end of the range.

4
MdePkg/Include/Library/PciExpressLib.h
View File

@ -997,7 +997,7 @@ PciExpressBitFieldAndThenOr32 (
Size into the buffer specified by Buffer. This function only allows the PCI Size into the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be read. Size is configuration registers from a single PCI function to be read. Size is
returned. When possible 32-bit PCI configuration read cycles are used to read returned. When possible 32-bit PCI configuration read cycles are used to read
from StartAdress to StartAddress + Size. Due to alignment restrictions, 8-bit from StartAddress to StartAddress + Size. Due to alignment restrictions, 8-bit
and 16-bit PCI configuration read cycles may be used at the beginning and the and 16-bit PCI configuration read cycles may be used at the beginning and the
end of the range. end of the range.
@ -1029,7 +1029,7 @@ PciExpressReadBuffer (
Size from the buffer specified by Buffer. This function only allows the PCI Size from the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be written. Size is configuration registers from a single PCI function to be written. Size is
returned. When possible 32-bit PCI configuration write cycles are used to returned. When possible 32-bit PCI configuration write cycles are used to
write from StartAdress to StartAddress + Size. Due to alignment restrictions, write from StartAddress to StartAddress + Size. Due to alignment restrictions,
8-bit and 16-bit PCI configuration write cycles may be used at the beginning 8-bit and 16-bit PCI configuration write cycles may be used at the beginning
and the end of the range. and the end of the range.

4
MdePkg/Include/Library/PciLib.h
View File

@ -997,7 +997,7 @@ PciBitFieldAndThenOr32 (
Size into the buffer specified by Buffer. This function only allows the PCI Size into the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be read. Size is configuration registers from a single PCI function to be read. Size is
returned. When possible 32-bit PCI configuration read cycles are used to read returned. When possible 32-bit PCI configuration read cycles are used to read
from StartAdress to StartAddress + Size. Due to alignment restrictions, 8-bit from StartAddress to StartAddress + Size. Due to alignment restrictions, 8-bit
and 16-bit PCI configuration read cycles may be used at the beginning and the and 16-bit PCI configuration read cycles may be used at the beginning and the
end of the range. end of the range.
@ -1029,7 +1029,7 @@ PciReadBuffer (
Size from the buffer specified by Buffer. This function only allows the PCI Size from the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be written. Size is configuration registers from a single PCI function to be written. Size is
returned. When possible 32-bit PCI configuration write cycles are used to returned. When possible 32-bit PCI configuration write cycles are used to
write from StartAdress to StartAddress + Size. Due to alignment restrictions, write from StartAddress to StartAddress + Size. Due to alignment restrictions,
8-bit and 16-bit PCI configuration write cycles may be used at the beginning 8-bit and 16-bit PCI configuration write cycles may be used at the beginning
and the end of the range. and the end of the range.

4
MdePkg/Include/Library/PciSegmentLib.h
View File

@ -984,7 +984,7 @@ PciSegmentBitFieldAndThenOr32 (
Size into the buffer specified by Buffer. This function only allows the PCI Size into the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be read. Size is configuration registers from a single PCI function to be read. Size is
returned. When possible 32-bit PCI configuration read cycles are used to read returned. When possible 32-bit PCI configuration read cycles are used to read
from StartAdress to StartAddress + Size. Due to alignment restrictions, 8-bit from StartAddress to StartAddress + Size. Due to alignment restrictions, 8-bit
and 16-bit PCI configuration read cycles may be used at the beginning and the and 16-bit PCI configuration read cycles may be used at the beginning and the
end of the range. end of the range.
@ -1016,7 +1016,7 @@ PciSegmentReadBuffer (
Size from the buffer specified by Buffer. This function only allows the PCI Size from the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be written. Size is configuration registers from a single PCI function to be written. Size is
returned. When possible 32-bit PCI configuration write cycles are used to returned. When possible 32-bit PCI configuration write cycles are used to
write from StartAdress to StartAddress + Size. Due to alignment restrictions, write from StartAddress to StartAddress + Size. Due to alignment restrictions,
8-bit and 16-bit PCI configuration write cycles may be used at the beginning 8-bit and 16-bit PCI configuration write cycles may be used at the beginning
and the end of the range. and the end of the range.

2
MdePkg/Library/PciSegmentLibSegmentInfo/DxeRuntimePciSegmentLib.c
View File

@ -210,7 +210,7 @@ PciSegmentRegisterForRuntimeAccess (
Address = (UINTN)EcamAddress; Address = (UINTN)EcamAddress;
// //
// See if Address has already been registerd for runtime access // See if Address has already been registered for runtime access
// //
for (Index = 0; Index < mDxeRuntimePciSegmentLibNumberOfRuntimeRanges; Index++) { for (Index = 0; Index < mDxeRuntimePciSegmentLibNumberOfRuntimeRanges; Index++) {
if (mDxeRuntimePciSegmentLibRegistrationTable[Index].PhysicalAddress == Address) { if (mDxeRuntimePciSegmentLibRegistrationTable[Index].PhysicalAddress == Address) {

4
MdePkg/Library/PciSegmentLibSegmentInfo/PciSegmentLibCommon.c
View File

@ -1169,7 +1169,7 @@ PciSegmentBitFieldAndThenOr32 (
Size into the buffer specified by Buffer. This function only allows the PCI Size into the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be read. Size is configuration registers from a single PCI function to be read. Size is
returned. When possible 32-bit PCI configuration read cycles are used to read returned. When possible 32-bit PCI configuration read cycles are used to read
from StartAdress to StartAddress + Size. Due to alignment restrictions, 8-bit from StartAddress to StartAddress + Size. Due to alignment restrictions, 8-bit
and 16-bit PCI configuration read cycles may be used at the beginning and the and 16-bit PCI configuration read cycles may be used at the beginning and the
end of the range. end of the range.
@ -1272,7 +1272,7 @@ PciSegmentReadBuffer (
Size from the buffer specified by Buffer. This function only allows the PCI Size from the buffer specified by Buffer. This function only allows the PCI
configuration registers from a single PCI function to be written. Size is configuration registers from a single PCI function to be written. Size is
returned. When possible 32-bit PCI configuration write cycles are used to returned. When possible 32-bit PCI configuration write cycles are used to
write from StartAdress to StartAddress + Size. Due to alignment restrictions, write from StartAddress to StartAddress + Size. Due to alignment restrictions,
8-bit and 16-bit PCI configuration write cycles may be used at the beginning 8-bit and 16-bit PCI configuration write cycles may be used at the beginning
and the end of the range. and the end of the range.