mirror of https://github.com/acidanthera/audk.git
ArmPlatformPkg: CRLF fixups for Juno ACPI
All of AcpiSsdtRootPci.asl and some bits of Gtdt.aslc used LF-only line separators. Fix before committing new modifications. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Leif Lindholm <leif.lindholm@linaro.org> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@18627 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
Leif Lindholm
leiflindholm
parent
d2dbe5b70b
commit
ae52e921c4
|
|
@ -1,189 +1,189 @@
|
||||||
/** @file
|
/** @file
|
||||||
Differentiated System Description Table Fields (SSDT)
|
Differentiated System Description Table Fields (SSDT)
|
||||||
|
|
||||||
Copyright (c) 2014-2015, ARM Ltd. All rights reserved.<BR>
|
Copyright (c) 2014-2015, ARM Ltd. All rights reserved.<BR>
|
||||||
This program and the accompanying materials
|
This program and the accompanying materials
|
||||||
are licensed and made available under the terms and conditions of the BSD License
|
are licensed and made available under the terms and conditions of the BSD License
|
||||||
which accompanies this distribution. The full text of the license may be found at
|
which accompanies this distribution. The full text of the license may be found at
|
||||||
http://opensource.org/licenses/bsd-license.php
|
http://opensource.org/licenses/bsd-license.php
|
||||||
|
|
||||||
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
||||||
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
||||||
|
|
||||||
**/
|
**/
|
||||||
|
|
||||||
#include "ArmPlatform.h"
|
#include "ArmPlatform.h"
|
||||||
|
|
||||||
/*
|
/*
|
||||||
See Reference [1] 6.2.12
|
See Reference [1] 6.2.12
|
||||||
"There are two ways that _PRT can be used. ...
|
"There are two ways that _PRT can be used. ...
|
||||||
In the second model, the PCI interrupts are hardwired to specific interrupt
|
In the second model, the PCI interrupts are hardwired to specific interrupt
|
||||||
inputs on the interrupt controller and are not configurable. In this case,
|
inputs on the interrupt controller and are not configurable. In this case,
|
||||||
the Source field in _PRT does not reference a device, but instead contains
|
the Source field in _PRT does not reference a device, but instead contains
|
||||||
the value zero, and the Source Index field contains the global system
|
the value zero, and the Source Index field contains the global system
|
||||||
interrupt to which the PCI interrupt is hardwired."
|
interrupt to which the PCI interrupt is hardwired."
|
||||||
*/
|
*/
|
||||||
#define PRT_ENTRY(Address, Pin, Interrupt) \
|
#define PRT_ENTRY(Address, Pin, Interrupt) \
|
||||||
Package (4) { \
|
Package (4) { \
|
||||||
Address, /* uses the same format as _ADR */ \
|
Address, /* uses the same format as _ADR */ \
|
||||||
Pin, /* The PCI pin number of the device (0-INTA, 1-INTB, 2-INTC, 3-INTD). */ \
|
Pin, /* The PCI pin number of the device (0-INTA, 1-INTB, 2-INTC, 3-INTD). */ \
|
||||||
Zero, /* allocated from the global interrupt pool. */ \
|
Zero, /* allocated from the global interrupt pool. */ \
|
||||||
Interrupt /* global system interrupt number */ \
|
Interrupt /* global system interrupt number */ \
|
||||||
}
|
}
|
||||||
|
|
||||||
/*
|
/*
|
||||||
See Reference [1] 6.1.1
|
See Reference [1] 6.1.1
|
||||||
"High word–Device #, Low word–Function #. (for example, device 3, function 2 is
|
"High word–Device #, Low word–Function #. (for example, device 3, function 2 is
|
||||||
0x00030002). To refer to all the functions on a device #, use a function number of FFFF)."
|
0x00030002). To refer to all the functions on a device #, use a function number of FFFF)."
|
||||||
*/
|
*/
|
||||||
#define ROOT_PRT_ENTRY(Pin, Interrupt) PRT_ENTRY(0x0000FFFF, Pin, Interrupt)
|
#define ROOT_PRT_ENTRY(Pin, Interrupt) PRT_ENTRY(0x0000FFFF, Pin, Interrupt)
|
||||||
// Device 0 for Bridge.
|
// Device 0 for Bridge.
|
||||||
|
|
||||||
|
|
||||||
DefinitionBlock("SsdtPci.aml", "SSDT", 1, "ARMLTD", "ARM-JUNO", EFI_ACPI_ARM_OEM_REVISION) {
|
DefinitionBlock("SsdtPci.aml", "SSDT", 1, "ARMLTD", "ARM-JUNO", EFI_ACPI_ARM_OEM_REVISION) {
|
||||||
Scope(_SB) {
|
Scope(_SB) {
|
||||||
//
|
//
|
||||||
// PCI Root Complex
|
// PCI Root Complex
|
||||||
//
|
//
|
||||||
Device(PCI0)
|
Device(PCI0)
|
||||||
{
|
{
|
||||||
Name(_HID, EISAID("PNP0A08")) // PCI Express Root Bridge
|
Name(_HID, EISAID("PNP0A08")) // PCI Express Root Bridge
|
||||||
Name(_CID, EISAID("PNP0A03")) // Compatible PCI Root Bridge
|
Name(_CID, EISAID("PNP0A03")) // Compatible PCI Root Bridge
|
||||||
Name(_SEG, Zero) // PCI Segment Group number
|
Name(_SEG, Zero) // PCI Segment Group number
|
||||||
Name(_BBN, Zero) // PCI Base Bus Number
|
Name(_BBN, Zero) // PCI Base Bus Number
|
||||||
|
|
||||||
// Root Complex 0
|
// Root Complex 0
|
||||||
Device (RP0) {
|
Device (RP0) {
|
||||||
Name(_ADR, 0xF0000000) // Dev 0, Func 0
|
Name(_ADR, 0xF0000000) // Dev 0, Func 0
|
||||||
}
|
}
|
||||||
|
|
||||||
// PCI Routing Table
|
// PCI Routing Table
|
||||||
Name(_PRT, Package() {
|
Name(_PRT, Package() {
|
||||||
ROOT_PRT_ENTRY(0, 168), // INTA
|
ROOT_PRT_ENTRY(0, 168), // INTA
|
||||||
ROOT_PRT_ENTRY(1, 169), // INTB
|
ROOT_PRT_ENTRY(1, 169), // INTB
|
||||||
ROOT_PRT_ENTRY(2, 170), // INTC
|
ROOT_PRT_ENTRY(2, 170), // INTC
|
||||||
ROOT_PRT_ENTRY(3, 171), // INTD
|
ROOT_PRT_ENTRY(3, 171), // INTD
|
||||||
})
|
})
|
||||||
// Root complex resources
|
// Root complex resources
|
||||||
Method (_CRS, 0, Serialized) {
|
Method (_CRS, 0, Serialized) {
|
||||||
Name (RBUF, ResourceTemplate () {
|
Name (RBUF, ResourceTemplate () {
|
||||||
WordBusNumber ( // Bus numbers assigned to this root
|
WordBusNumber ( // Bus numbers assigned to this root
|
||||||
ResourceProducer,
|
ResourceProducer,
|
||||||
MinFixed, MaxFixed, PosDecode,
|
MinFixed, MaxFixed, PosDecode,
|
||||||
0, // AddressGranularity
|
0, // AddressGranularity
|
||||||
0, // AddressMinimum - Minimum Bus Number
|
0, // AddressMinimum - Minimum Bus Number
|
||||||
255, // AddressMaximum - Maximum Bus Number
|
255, // AddressMaximum - Maximum Bus Number
|
||||||
0, // AddressTranslation - Set to 0
|
0, // AddressTranslation - Set to 0
|
||||||
256 // RangeLength - Number of Busses
|
256 // RangeLength - Number of Busses
|
||||||
)
|
)
|
||||||
|
|
||||||
DWordMemory ( // 32-bit BAR Windows
|
DWordMemory ( // 32-bit BAR Windows
|
||||||
ResourceProducer, PosDecode,
|
ResourceProducer, PosDecode,
|
||||||
MinFixed, MaxFixed,
|
MinFixed, MaxFixed,
|
||||||
Cacheable, ReadWrite,
|
Cacheable, ReadWrite,
|
||||||
0x00000000, // Granularity
|
0x00000000, // Granularity
|
||||||
0x50000000, // Min Base Address
|
0x50000000, // Min Base Address
|
||||||
0x57FFFFFF, // Max Base Address
|
0x57FFFFFF, // Max Base Address
|
||||||
0x00000000, // Translate
|
0x00000000, // Translate
|
||||||
0x08000000 // Length
|
0x08000000 // Length
|
||||||
)
|
)
|
||||||
|
|
||||||
QWordMemory ( // 64-bit BAR Windows
|
QWordMemory ( // 64-bit BAR Windows
|
||||||
ResourceProducer, PosDecode,
|
ResourceProducer, PosDecode,
|
||||||
MinFixed, MaxFixed,
|
MinFixed, MaxFixed,
|
||||||
Cacheable, ReadWrite,
|
Cacheable, ReadWrite,
|
||||||
0x00000000, // Granularity
|
0x00000000, // Granularity
|
||||||
0x4000000000, // Min Base Address
|
0x4000000000, // Min Base Address
|
||||||
0x40FFFFFFFF, // Max Base Address
|
0x40FFFFFFFF, // Max Base Address
|
||||||
0x00000000, // Translate
|
0x00000000, // Translate
|
||||||
0x100000000 // Length
|
0x100000000 // Length
|
||||||
)
|
)
|
||||||
|
|
||||||
DWordIo ( // IO window
|
DWordIo ( // IO window
|
||||||
ResourceProducer,
|
ResourceProducer,
|
||||||
MinFixed,
|
MinFixed,
|
||||||
MaxFixed,
|
MaxFixed,
|
||||||
PosDecode,
|
PosDecode,
|
||||||
EntireRange,
|
EntireRange,
|
||||||
0x00000000, // Granularity
|
0x00000000, // Granularity
|
||||||
0x5f800000, // Min Base Address
|
0x5f800000, // Min Base Address
|
||||||
0x5fffffff, // Max Base Address
|
0x5fffffff, // Max Base Address
|
||||||
0x5f800000, // Translate
|
0x5f800000, // Translate
|
||||||
0x00800000 // Length
|
0x00800000 // Length
|
||||||
)
|
)
|
||||||
}) // Name(RBUF)
|
}) // Name(RBUF)
|
||||||
|
|
||||||
Return (RBUF)
|
Return (RBUF)
|
||||||
} // Method(_CRS)
|
} // Method(_CRS)
|
||||||
|
|
||||||
//
|
//
|
||||||
// OS Control Handoff
|
// OS Control Handoff
|
||||||
//
|
//
|
||||||
Name(SUPP, Zero) // PCI _OSC Support Field value
|
Name(SUPP, Zero) // PCI _OSC Support Field value
|
||||||
Name(CTRL, Zero) // PCI _OSC Control Field value
|
Name(CTRL, Zero) // PCI _OSC Control Field value
|
||||||
|
|
||||||
/*
|
/*
|
||||||
See [1] 6.2.10, [2] 4.5
|
See [1] 6.2.10, [2] 4.5
|
||||||
*/
|
*/
|
||||||
Method(_OSC,4) {
|
Method(_OSC,4) {
|
||||||
// Check for proper UUID
|
// Check for proper UUID
|
||||||
If(LEqual(Arg0,ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))) {
|
If(LEqual(Arg0,ToUUID("33DB4D5B-1FF7-401C-9657-7441C03DD766"))) {
|
||||||
// Create DWord-adressable fields from the Capabilities Buffer
|
// Create DWord-adressable fields from the Capabilities Buffer
|
||||||
CreateDWordField(Arg3,0,CDW1)
|
CreateDWordField(Arg3,0,CDW1)
|
||||||
CreateDWordField(Arg3,4,CDW2)
|
CreateDWordField(Arg3,4,CDW2)
|
||||||
CreateDWordField(Arg3,8,CDW3)
|
CreateDWordField(Arg3,8,CDW3)
|
||||||
|
|
||||||
// Save Capabilities DWord2 & 3
|
// Save Capabilities DWord2 & 3
|
||||||
Store(CDW2,SUPP)
|
Store(CDW2,SUPP)
|
||||||
Store(CDW3,CTRL)
|
Store(CDW3,CTRL)
|
||||||
|
|
||||||
// Only allow native hot plug control if OS supports:
|
// Only allow native hot plug control if OS supports:
|
||||||
// * ASPM
|
// * ASPM
|
||||||
// * Clock PM
|
// * Clock PM
|
||||||
// * MSI/MSI-X
|
// * MSI/MSI-X
|
||||||
If(LNotEqual(And(SUPP, 0x16), 0x16)) {
|
If(LNotEqual(And(SUPP, 0x16), 0x16)) {
|
||||||
And(CTRL,0x1E,CTRL) // Mask bit 0 (and undefined bits)
|
And(CTRL,0x1E,CTRL) // Mask bit 0 (and undefined bits)
|
||||||
}
|
}
|
||||||
|
|
||||||
// Always allow native PME, AER (no dependencies)
|
// Always allow native PME, AER (no dependencies)
|
||||||
|
|
||||||
// Never allow SHPC (no SHPC controller in this system)
|
// Never allow SHPC (no SHPC controller in this system)
|
||||||
And(CTRL,0x1D,CTRL)
|
And(CTRL,0x1D,CTRL)
|
||||||
|
|
||||||
#if 0
|
#if 0
|
||||||
If(LNot(And(CDW1,1))) { // Query flag clear?
|
If(LNot(And(CDW1,1))) { // Query flag clear?
|
||||||
// Disable GPEs for features granted native control.
|
// Disable GPEs for features granted native control.
|
||||||
If(And(CTRL,0x01)) { // Hot plug control granted?
|
If(And(CTRL,0x01)) { // Hot plug control granted?
|
||||||
Store(0,HPCE) // clear the hot plug SCI enable bit
|
Store(0,HPCE) // clear the hot plug SCI enable bit
|
||||||
Store(1,HPCS) // clear the hot plug SCI status bit
|
Store(1,HPCS) // clear the hot plug SCI status bit
|
||||||
}
|
}
|
||||||
If(And(CTRL,0x04)) { // PME control granted?
|
If(And(CTRL,0x04)) { // PME control granted?
|
||||||
Store(0,PMCE) // clear the PME SCI enable bit
|
Store(0,PMCE) // clear the PME SCI enable bit
|
||||||
Store(1,PMCS) // clear the PME SCI status bit
|
Store(1,PMCS) // clear the PME SCI status bit
|
||||||
}
|
}
|
||||||
If(And(CTRL,0x10)) { // OS restoring PCIe cap structure?
|
If(And(CTRL,0x10)) { // OS restoring PCIe cap structure?
|
||||||
// Set status to not restore PCIe cap structure
|
// Set status to not restore PCIe cap structure
|
||||||
// upon resume from S3
|
// upon resume from S3
|
||||||
Store(1,S3CR)
|
Store(1,S3CR)
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
If(LNotEqual(Arg1,One)) { // Unknown revision
|
If(LNotEqual(Arg1,One)) { // Unknown revision
|
||||||
Or(CDW1,0x08,CDW1)
|
Or(CDW1,0x08,CDW1)
|
||||||
}
|
}
|
||||||
|
|
||||||
If(LNotEqual(CDW3,CTRL)) { // Capabilities bits were masked
|
If(LNotEqual(CDW3,CTRL)) { // Capabilities bits were masked
|
||||||
Or(CDW1,0x10,CDW1)
|
Or(CDW1,0x10,CDW1)
|
||||||
}
|
}
|
||||||
// Update DWORD3 in the buffer
|
// Update DWORD3 in the buffer
|
||||||
Store(CTRL,CDW3)
|
Store(CTRL,CDW3)
|
||||||
Return(Arg3)
|
Return(Arg3)
|
||||||
} Else {
|
} Else {
|
||||||
Or(CDW1,4,CDW1) // Unrecognized UUID
|
Or(CDW1,4,CDW1) // Unrecognized UUID
|
||||||
Return(Arg3)
|
Return(Arg3)
|
||||||
}
|
}
|
||||||
} // End _OSC
|
} // End _OSC
|
||||||
} // PCI0
|
} // PCI0
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
|
||||||
|
|
@ -28,13 +28,13 @@
|
||||||
#define GTDT_GLOBAL_FLAGS (GTDT_GLOBAL_FLAGS_MAPPED | GTDT_GLOBAL_FLAGS_LEVEL)
|
#define GTDT_GLOBAL_FLAGS (GTDT_GLOBAL_FLAGS_MAPPED | GTDT_GLOBAL_FLAGS_LEVEL)
|
||||||
#else
|
#else
|
||||||
#define GTDT_GLOBAL_FLAGS (GTDT_GLOBAL_FLAGS_NOT_MAPPED | GTDT_GLOBAL_FLAGS_LEVEL)
|
#define GTDT_GLOBAL_FLAGS (GTDT_GLOBAL_FLAGS_NOT_MAPPED | GTDT_GLOBAL_FLAGS_LEVEL)
|
||||||
#define SYSTEM_TIMER_BASE_ADDRESS 0xFFFFFFFFFFFFFFFF
|
#define SYSTEM_TIMER_BASE_ADDRESS 0xFFFFFFFFFFFFFFFF
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#define GTDT_TIMER_EDGE_TRIGGERED EFI_ACPI_5_0_GTDT_TIMER_FLAG_TIMER_INTERRUPT_MODE
|
#define GTDT_TIMER_EDGE_TRIGGERED EFI_ACPI_5_0_GTDT_TIMER_FLAG_TIMER_INTERRUPT_MODE
|
||||||
#define GTDT_TIMER_LEVEL_TRIGGERED 0
|
#define GTDT_TIMER_LEVEL_TRIGGERED 0
|
||||||
#define GTDT_TIMER_ACTIVE_LOW EFI_ACPI_5_0_GTDT_TIMER_FLAG_TIMER_INTERRUPT_POLARITY
|
#define GTDT_TIMER_ACTIVE_LOW EFI_ACPI_5_0_GTDT_TIMER_FLAG_TIMER_INTERRUPT_POLARITY
|
||||||
#define GTDT_TIMER_ACTIVE_HIGH 0
|
#define GTDT_TIMER_ACTIVE_HIGH 0
|
||||||
|
|
||||||
#define GTDT_GTIMER_FLAGS (GTDT_TIMER_ACTIVE_LOW | GTDT_TIMER_LEVEL_TRIGGERED)
|
#define GTDT_GTIMER_FLAGS (GTDT_TIMER_ACTIVE_LOW | GTDT_TIMER_LEVEL_TRIGGERED)
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue