tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-07-26 23:24:03 +02:00
Code Issues Packages Projects Releases Wiki Activity

MdeModulePkg: Skip setting IA32_ERER.NXE if it has already been set

Browse Source 
RFC: https://bugzilla.tianocore.org/show_bug.cgi?id=3429

If IA32_ERER.NXE has already been set, skip setting it again.

Cc: Jian J Wang <jian.j.wang@intel.com>
Cc: Hao A Wu <hao.a.wu@intel.com>
Cc: Brijesh Singh <brijesh.singh@amd.com>
Cc: Erdem Aktas <erdemaktas@google.com>
Cc: James Bottomley <jejb@linux.ibm.com>
Cc: Jiewen Yao <jiewen.yao@intel.com>
Cc: Tom Lendacky <thomas.lendacky@amd.com>
Cc: Gerd Hoffmann <kraxel@redhat.com>
Acked-by: Gerd Hoffmann <kraxel@redhat.com>
Reviewed-by: Jian J Wang <jian.j.wang@intel.com>
Reviewed-by: Jiewen Yao <jiewen.yao@intel.com>
Signed-off-by: Min Xu <min.m.xu@intel.com>
This commit is contained in:
Min Xu 2021-10-18 13:06:59 +08:00 committed by mergify[bot]
parent 6b27c11690
commit bec9104201
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
MdeModulePkg/Core/DxeIplPeim/X64/VirtualMemory.c
View File

@ -180,8 +180,10 @@ EnableExecuteDisableBit (
UINT64 MsrRegisters; UINT64 MsrRegisters;
MsrRegisters = AsmReadMsr64 (0xC0000080); MsrRegisters = AsmReadMsr64 (0xC0000080);
if ((MsrRegisters & BIT11) == 0) {
MsrRegisters |= BIT11; MsrRegisters |= BIT11;
AsmWriteMsr64 (0xC0000080, MsrRegisters); AsmWriteMsr64 (0xC0000080, MsrRegisters);
}
} }
/** /**