tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-07-29 16:44:10 +02:00
Code Issues Packages Projects Releases Wiki Activity

MdePkg BaseLib: Convert X64/DisableCache.asm to NASM

Browse Source 
The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert
X64/DisableCache.asm to X64/DisableCache.nasm

Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
This commit is contained in:
Jordan Justen 2016-05-30 18:52:00 -07:00 committed by Liming Gao
parent a91d8309af
commit c1d8229575
2 changed files with 45 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
MdePkg/Library/BaseLib/BaseLib.inf
View File

@ -441,6 +441,7 @@
X64/SwitchStack.asm X64/SwitchStack.asm
X64/EnableCache.nasm X64/EnableCache.nasm
X64/EnableCache.asm X64/EnableCache.asm
X64/DisableCache.nasm
X64/DisableCache.asm X64/DisableCache.asm
X64/CpuBreakpoint.c | MSFT X64/CpuBreakpoint.c | MSFT
@ -623,6 +624,7 @@
X64/CpuIdEx.S | GCC X64/CpuIdEx.S | GCC
X64/EnableCache.nasm| GCC X64/EnableCache.nasm| GCC
X64/EnableCache.S | GCC X64/EnableCache.S | GCC
X64/DisableCache.nasm| GCC
X64/DisableCache.S | GCC X64/DisableCache.S | GCC
X64/RdRand.S | GCC X64/RdRand.S | GCC
ChkStkGcc.c | GCC ChkStkGcc.c | GCC

43
MdePkg/Library/BaseLib/X64/DisableCache.nasm Normal file
View File

@ -0,0 +1,43 @@
;------------------------------------------------------------------------------
;
; Copyright (c) 2006 - 2008, Intel Corporation. All rights reserved.<BR>
; This program and the accompanying materials
; are licensed and made available under the terms and conditions of the BSD License
; which accompanies this distribution. The full text of the license may be found at
; http://opensource.org/licenses/bsd-license.php.
;
; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
;
; Module Name:
;
; DisableCache.Asm
;
; Abstract:
;
; Set the CD bit of CR0 to 1, clear the NW bit of CR0 to 0, and flush all caches with a
; WBINVD instruction.
;
; Notes:
;
;------------------------------------------------------------------------------
DEFAULT REL
SECTION .text
;------------------------------------------------------------------------------
; VOID
; EFIAPI
; AsmDisableCache (
; VOID
; );
;------------------------------------------------------------------------------
global ASM_PFX(AsmDisableCache)
ASM_PFX(AsmDisableCache):
mov rax, cr0
bts rax, 30
btr rax, 29
mov cr0, rax
wbinvd
ret