mirror of https://github.com/acidanthera/audk.git
ArmPkg/ArmLib: Change comment to match code for setting of V bit in SCTLR register.
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Roy Franz <roy.franz@linaro.org> Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@14616 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
parent
8c1e795168
commit
c6ba1c1285
|
@ -211,7 +211,7 @@ ASM_PFX(ArmSetLowVectors):
|
|||
|
||||
ASM_PFX(ArmSetHighVectors):
|
||||
mrc p15, 0, r0, c1, c0, 0 @ Read SCTLR into R0 (Read control register configuration data)
|
||||
orr r0, r0, #0x00002000 @ clear V bit
|
||||
orr r0, r0, #0x00002000 @ Set V bit
|
||||
mcr p15, 0, r0, c1, c0, 0 @ Write R0 into SCTLR (Write control register configuration data)
|
||||
isb
|
||||
bx LR
|
||||
|
|
|
@ -209,7 +209,7 @@ ArmSetLowVectors
|
|||
|
||||
ArmSetHighVectors
|
||||
mrc p15, 0, r0, c1, c0, 0 ; Read SCTLR into R0 (Read control register configuration data)
|
||||
orr r0, r0, #0x00002000 ; clear V bit
|
||||
orr r0, r0, #0x00002000 ; Set V bit
|
||||
mcr p15, 0, r0, c1, c0, 0 ; Write R0 into SCTLR (Write control register configuration data)
|
||||
isb
|
||||
bx LR
|
||||
|
|
Loading…
Reference in New Issue