tyler.durden
/
audk
mirror of https://github.com/acidanthera/audk.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

MdeModulePkg/EhciDxe: Update async polling interval to 1ms. 

Updating the async polling interval from 50ms to 1ms for better performance.

Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Tian Feng <feng.tian@intel.com>
Reviewed-by: Star Zeng <star.zeng@intel.com>

git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17586 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
Tian Feng 2015-06-09 03:21:32 +00:00 committed by erictian
parent 3ee12d8800
commit d525ec1023
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
MdeModulePkg/Bus/Pci/EhciDxe/Ehci.h
View File

@ -2,7 +2,7 @@
Provides some data struct used by EHCI controller driver. Provides some data struct used by EHCI controller driver.
Copyright (c) 2006 - 2012, Intel Corporation. All rights reserved.<BR> Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at which accompanies this distribution. The full text of the license may be found at
@ -66,10 +66,10 @@ typedef struct _USB2_HC_DEV USB2_HC_DEV;
// //
// Sync and Async transfer polling interval, set by experience, // Sync and Async transfer polling interval, set by experience,
// and the unit of Async is 100us, means 50ms as interval. // and the unit of Async is 100us, means 1ms as interval.
// //
#define EHC_SYNC_POLL_INTERVAL (1 * EHC_1_MILLISECOND) #define EHC_SYNC_POLL_INTERVAL (1 * EHC_1_MILLISECOND)
#define EHC_ASYNC_POLL_INTERVAL (50 * 10000U) #define EHC_ASYNC_POLL_INTERVAL EFI_TIMER_PERIOD_MILLISECONDS(1)
// //
// EHCI debug port control status register bit definition // EHCI debug port control status register bit definition