tyler.durden
/
audk
mirror of https://github.com/acidanthera/audk.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

UefiCpuPkg: Rollback field name changes 

Roll back commit 56649f4301.
The original names follows the spec definition.

Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Jian J Wang <jian.j.wang@intel.com>
Reviewed-by: Liming Gao <liming.gao@intel.com>
This commit is contained in:
Jian J Wang 2017-12-27 17:06:18 +08:00 committed by Liming Gao
parent 3ab032fc0f
commit d69ba6a729
3 changed files with 16 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
UefiCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
View File

@ -216,7 +216,7 @@ ArchSetupExcpetionStack (
TssDesc->Bits.BaseLow = (UINT16)TssBase; TssDesc->Bits.BaseLow = (UINT16)TssBase;
TssDesc->Bits.BaseMid = (UINT8)(TssBase >> 16); TssDesc->Bits.BaseMid = (UINT8)(TssBase >> 16);
TssDesc->Bits.Type = IA32_GDT_TYPE_TSS; TssDesc->Bits.Type = IA32_GDT_TYPE_TSS;
TssDesc->Bits.Present = 1; TssDesc->Bits.P = 1;
TssDesc->Bits.LimitHigh = 0; TssDesc->Bits.LimitHigh = 0;
TssDesc->Bits.BaseHigh = (UINT8)(TssBase >> 24); TssDesc->Bits.BaseHigh = (UINT8)(TssBase >> 24);
@ -240,7 +240,7 @@ ArchSetupExcpetionStack (
TssDesc->Bits.BaseLow = (UINT16)TssBase; TssDesc->Bits.BaseLow = (UINT16)TssBase;
TssDesc->Bits.BaseMid = (UINT8)(TssBase >> 16); TssDesc->Bits.BaseMid = (UINT8)(TssBase >> 16);
TssDesc->Bits.Type = IA32_GDT_TYPE_TSS; TssDesc->Bits.Type = IA32_GDT_TYPE_TSS;
TssDesc->Bits.Present = 1; TssDesc->Bits.P = 1;
TssDesc->Bits.LimitHigh = 0; TssDesc->Bits.LimitHigh = 0;
TssDesc->Bits.BaseHigh = (UINT8)(TssBase >> 24); TssDesc->Bits.BaseHigh = (UINT8)(TssBase >> 24);
@ -253,17 +253,17 @@ ArchSetupExcpetionStack (
continue; continue;
} }
Tss->Eip = (UINT32)(TemplateMap.ExceptionStart Tss->EIP = (UINT32)(TemplateMap.ExceptionStart
+ Vector * TemplateMap.ExceptionStubHeaderSize); + Vector * TemplateMap.ExceptionStubHeaderSize);
Tss->Eflags = 0x2; Tss->EFLAGS = 0x2;
Tss->Esp = StackTop; Tss->ESP = StackTop;
Tss->Cr3 = AsmReadCr3 (); Tss->CR3 = AsmReadCr3 ();
Tss->Es = AsmReadEs (); Tss->ES = AsmReadEs ();
Tss->Cs = AsmReadCs (); Tss->CS = AsmReadCs ();
Tss->Ss = AsmReadSs (); Tss->SS = AsmReadSs ();
Tss->Ds = AsmReadDs (); Tss->DS = AsmReadDs ();
Tss->Fs = AsmReadFs (); Tss->FS = AsmReadFs ();
Tss->Gs = AsmReadGs (); Tss->GS = AsmReadGs ();
StackTop -= StackSwitchData->Ia32.KnownGoodStackSize; StackTop -= StackSwitchData->Ia32.KnownGoodStackSize;

6
UefiCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
View File

@ -186,7 +186,7 @@ ArchSetupExcpetionStack (
// //
TssDesc = StackSwitchData->X64.ExceptionTssDesc; TssDesc = StackSwitchData->X64.ExceptionTssDesc;
Tss = StackSwitchData->X64.ExceptionTss; Tss = StackSwitchData->X64.ExceptionTss;
if (StackSwitchData->X64.StackSwitchExceptionNumber > ARRAY_SIZE (Tss->Ist)) { if (StackSwitchData->X64.StackSwitchExceptionNumber > ARRAY_SIZE (Tss->IST)) {
return EFI_INVALID_PARAMETER; return EFI_INVALID_PARAMETER;
} }
@ -221,7 +221,7 @@ ArchSetupExcpetionStack (
TssDesc->Bits.BaseLow = (UINT16)TssBase; TssDesc->Bits.BaseLow = (UINT16)TssBase;
TssDesc->Bits.BaseMidl = (UINT8)(TssBase >> 16); TssDesc->Bits.BaseMidl = (UINT8)(TssBase >> 16);
TssDesc->Bits.Type = IA32_GDT_TYPE_TSS; TssDesc->Bits.Type = IA32_GDT_TYPE_TSS;
TssDesc->Bits.Present = 1; TssDesc->Bits.P = 1;
TssDesc->Bits.LimitHigh = 0; TssDesc->Bits.LimitHigh = 0;
TssDesc->Bits.BaseMidh = (UINT8)(TssBase >> 24); TssDesc->Bits.BaseMidh = (UINT8)(TssBase >> 24);
TssDesc->Bits.BaseHigh = (UINT32)(TssBase >> 32); TssDesc->Bits.BaseHigh = (UINT32)(TssBase >> 32);
@ -236,7 +236,7 @@ ArchSetupExcpetionStack (
// //
// Fixup IST // Fixup IST
// //
Tss->Ist[Index] = StackTop; Tss->IST[Index] = StackTop;
StackTop -= StackSwitchData->X64.KnownGoodStackSize; StackTop -= StackSwitchData->X64.KnownGoodStackSize;
// //

2
UefiCpuPkg/Library/MpInitLib/MpLib.c
View File

@ -243,7 +243,7 @@ RestoreVolatileRegisters (
VolatileRegisters->Tr < VolatileRegisters->Gdtr.Limit) { VolatileRegisters->Tr < VolatileRegisters->Gdtr.Limit) {
Tss = (IA32_TSS_DESCRIPTOR *)(VolatileRegisters->Gdtr.Base + Tss = (IA32_TSS_DESCRIPTOR *)(VolatileRegisters->Gdtr.Base +
VolatileRegisters->Tr); VolatileRegisters->Tr);
if (Tss->Bits.Present == 1) { if (Tss->Bits.P == 1) {
Tss->Bits.Type &= 0xD; // 1101 - Clear busy bit just in case Tss->Bits.Type &= 0xD; // 1101 - Clear busy bit just in case
AsmWriteTr (VolatileRegisters->Tr); AsmWriteTr (VolatileRegisters->Tr);
} }