tyler.durden
/
audk
mirror of https://github.com/acidanthera/audk.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix build issue in linux environment. 

git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@5636 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
eric_tian 2008-08-13 04:53:33 +00:00
parent f4168df83f
commit d8bee43ce4
24 changed files with 56 additions and 57 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
DuetPkg/BootSector/BootSector.inf
View File

@ -7,18 +7,19 @@
EDK_RELEASE_VERSION = 0x00020000
EFI_SPECIFICATION_VERSION = 0x00020000
CUSTOM_MAKEFILE = Makefile
[Packages]
MdePkg/MdePkg.dec
DuetPkg/DuetPkg.dec
[Sources]
bootsect.asm
bs16.asm
bs32.asm
Gpt.asm
Mbr.asm
Start.asm
Start16.asm
Start32.asm
Efi32.asm
bootsect.asm | INTEL
bs16.asm | INTEL
bs32.asm | INTEL
Gpt.asm | INTEL
Mbr.asm | INTEL
start.asm | INTEL
start16.asm | INTEL
start32.asm | INTEL
efi32.asm | INTEL

4
DuetPkg/CpuDxe/Cpu.inf
View File

@ -38,10 +38,10 @@
UefiBootServicesTableLib
[Sources.IA32]
IA32/CpuInterrupt.asm
Ia32/CpuInterrupt.asm | INTEL
[Sources.X64]
X64/CpuInterrupt.asm
X64/CpuInterrupt.asm | INTEL
[Sources.common]
Cpu.c

14
DuetPkg/CpuIoDxe/CpuIoAccess.h
View File

@ -22,10 +22,8 @@ Abstract:
#define _CPU_IO_ACCESS_H
#define IA32API __cdecl
UINT8
IA32API
EFIAPI
CpuIoRead8 (
IN UINT16 Port
)
@ -55,7 +53,7 @@ Returns:
Return read 8 bit value
--*/
UINT16
IA32API
EFIAPI
CpuIoRead16 (
IN UINT16 Port
)
@ -85,7 +83,7 @@ Returns:
Return read 16 bit value
--*/
UINT32
IA32API
EFIAPI
CpuIoRead32 (
IN UINT16 Port
)
@ -115,7 +113,7 @@ Returns:
Return read 32 bit value
--*/
VOID
IA32API
EFIAPI
CpuIoWrite8 (
IN UINT16 Port,
IN UINT32 Data
@ -148,7 +146,7 @@ Returns:
None
--*/
VOID
IA32API
EFIAPI
CpuIoWrite16 (
IN UINT16 Port,
IN UINT32 Data
@ -181,7 +179,7 @@ Returns:
None
--*/
VOID
IA32API
EFIAPI
CpuIoWrite32 (
IN UINT16 Port,
IN UINT32 Data

12
DuetPkg/CpuIoDxe/Ia32/CpuIoAccessGNU.c
View File

@ -45,7 +45,7 @@
#include "CpuIoAccess.h"
UINT8
IA32API
EFIAPI
CpuIoRead8 (
IN UINT16 Port
)
@ -59,7 +59,7 @@ CpuIoRead8 (
}
UINT16
IA32API
EFIAPI
CpuIoRead16 (
IN UINT16 Port
)
@ -73,7 +73,7 @@ CpuIoRead16 (
}
UINT32
IA32API
EFIAPI
CpuIoRead32 (
IN UINT16 Port
)
@ -87,7 +87,7 @@ CpuIoRead32 (
}
VOID
IA32API
EFIAPI
CpuIoWrite8 (
IN UINT16 Port,
IN UINT32 Data
@ -101,7 +101,7 @@ CpuIoWrite8 (
}
VOID
IA32API
EFIAPI
CpuIoWrite16 (
IN UINT16 Port,
IN UINT32 Data
@ -115,7 +115,7 @@ CpuIoWrite16 (
}
VOID
IA32API
EFIAPI
CpuIoWrite32 (
IN UINT16 Port,
IN UINT32 Data

6
DuetPkg/DataHubGenDxe/DataHubGen.h
View File

@ -21,14 +21,14 @@ Abstract:
#define _DATA_HUB_GEN_H_
#include <FrameworkDxe.h>
#include <IndustryStandard/Smbios.h>
#include <IndustryStandard/SmBios.h>
#include <Guid/HobList.h>
#include <Guid/Smbios.h>
#include <Guid/SmBios.h>
#include <Guid/DataHubProducer.h>
#include <Guid/DataHubRecords.h>
#include <Protocol/Datahub.h>
#include <Protocol/DataHub.h>
#include <Protocol/FrameworkHii.h>
#include <Protocol/HiiDatabase.h>

2
DuetPkg/DxeIpl/DxeIpl.h
View File

@ -14,7 +14,7 @@
#include <Guid/PeiPeCoffLoader.h>
#include <Guid/MemoryAllocationHob.h>
#include <Guid/Acpi.h>
#include <Guid/Smbios.h>
#include <Guid/SmBios.h>
#include <Guid/Mps.h>
#include <Guid/FlashMapHob.h>
#include <Guid/SystemNvDataGuid.h>

16
DuetPkg/Library/DuetBdsLib/BdsPlatform.c
View File

@ -73,7 +73,7 @@ Returns:
// According to UEFI Spec, we should make sure Smbios table,
// ACPI table and Mps tables kept in memory of specified type
//
ConvertSystemTable(TableGuidArray[Index], &Table);
ConvertSystemTable(TableGuidArray[Index], (VOID**)&Table);
gBS->InstallConfigurationTable (TableGuidArray[Index], (VOID *)Table);
}
}
@ -83,7 +83,7 @@ Returns:
}
#define EFI_LDR_MEMORY_DESCRIPTOR_GUID \
{ 0x7701d7e5, 0x7d1d, 0x4432, 0xa4, 0x68, 0x67, 0x3d, 0xab, 0x8a, 0xde, 0x60 }
{ 0x7701d7e5, 0x7d1d, 0x4432, {0xa4, 0x68, 0x67, 0x3d, 0xab, 0x8a, 0xde, 0x60 }}
EFI_GUID gEfiLdrMemoryDescriptorGuid = EFI_LDR_MEMORY_DESCRIPTOR_GUID;
@ -177,7 +177,7 @@ UpdateMemoryMap (
if (MemoryDescHob.MemDesc[Index].PhysicalStart < 0x100000) {
continue;
}
if (MemoryDescHob.MemDesc[Index].PhysicalStart >= 0x100000000) {
if (MemoryDescHob.MemDesc[Index].PhysicalStart >= 0x100000000ULL) {
continue;
}
if ((MemoryDescHob.MemDesc[Index].Type == EfiReservedMemoryType) ||
@ -557,7 +557,7 @@ Returns:
Status = gBS->HandleProtocol (
DeviceHandle,
&gEfiDevicePathProtocolGuid,
&DevicePath
(VOID*)&DevicePath
);
if (EFI_ERROR (Status)) {
return Status;
@ -655,7 +655,7 @@ GetGopDevicePath (
// Add all the child handles as possible Console Device
//
for (Index = 0; Index < GopHandleCount; Index++) {
Status = gBS->HandleProtocol (GopHandleBuffer[Index], &gEfiDevicePathProtocolGuid, &TempDevicePath);
Status = gBS->HandleProtocol (GopHandleBuffer[Index], &gEfiDevicePathProtocolGuid, (VOID*)&TempDevicePath);
if (EFI_ERROR (Status)) {
continue;
}
@ -717,7 +717,7 @@ Returns:
Status = gBS->HandleProtocol (
DeviceHandle,
&gEfiDevicePathProtocolGuid,
&DevicePath
(VOID*)&DevicePath
);
if (EFI_ERROR (Status)) {
return Status;
@ -760,7 +760,7 @@ Returns:
Status = gBS->HandleProtocol (
DeviceHandle,
&gEfiDevicePathProtocolGuid,
&DevicePath
(VOID*)&DevicePath
);
if (EFI_ERROR (Status)) {
return Status;
@ -821,7 +821,7 @@ Returns:
}
for (Index = 0; Index < HandleCount; Index++) {
Status = gBS->HandleProtocol (HandleBuffer[Index], &gEfiPciIoProtocolGuid, &PciIo);
Status = gBS->HandleProtocol (HandleBuffer[Index], &gEfiPciIoProtocolGuid, (VOID*)&PciIo);
if (EFI_ERROR (Status)) {
continue;
}

4
DuetPkg/Library/DuetBdsLib/BdsPlatform.h
View File

@ -27,7 +27,7 @@ Abstract:
#include <IndustryStandard/Pci.h>
#include <IndustryStandard/Acpi.h>
#include <IndustryStandard/Smbios.h>
#include <IndustryStandard/SmBios.h>
#include <IndustryStandard/LegacyBiosMpTable.h>
#include <Library/DebugLib.h>
@ -48,7 +48,7 @@ Abstract:
#include <Guid/Bmp.h>
#include <Guid/Acpi.h>
#include <Guid/Smbios.h>
#include <Guid/SmBios.h>
#include <Guid/Mps.h>
#include <Guid/HobList.h>
#include <Guid/PciExpressBaseAddress.h>

1
DuetPkg/Library/DuetBdsLib/PlatformBds.inf
View File

@ -38,7 +38,6 @@
[Packages]
MdePkg/MdePkg.dec
MdeModulePkg/MdeModulePkg.dec
Nt32Pkg/Nt32Pkg.dec
DuetPkg/DuetPkg.dec
[LibraryClasses]

2
DuetPkg/PciBusNoEnumerationDxe/PciBus.h
View File

@ -204,7 +204,7 @@ extern GLOBAL_REMOVE_IF_UNREFERENCED EFI_COMPONENT_NAME2_PROTOCOL gPciBusCompon
extern EFI_DRIVER_BINDING_PROTOCOL gPciBusDriverBinding;
extern BOOLEAN gFullEnumeration;
static UINT64 gAllOne = 0xFFFFFFFFFFFFFFFF;
static UINT64 gAllOne = 0xFFFFFFFFFFFFFFFFULL;
static UINT64 gAllZero = 0;
#include "PciIo.h"

2
DuetPkg/PciBusNoEnumerationDxe/PciCommand.c
View File

@ -21,7 +21,7 @@ Revision History
--*/
#include "Pcibus.h"
#include "PciBus.h"
EFI_STATUS

2
DuetPkg/PciBusNoEnumerationDxe/PciDeviceSupport.c
View File

@ -21,7 +21,7 @@ Revision History
--*/
#include "Pcibus.h"
#include "PciBus.h"
//
// This device structure is serviced as a header.

2
DuetPkg/PciBusNoEnumerationDxe/PciDriverOverride.c
View File

@ -21,7 +21,7 @@ Revision History
--*/
#include "pcibus.h"
#include "PciBus.h"
EFI_STATUS
EFIAPI

2
DuetPkg/PciBusNoEnumerationDxe/PciEnumerator.c
View File

@ -21,7 +21,7 @@ Revision History
--*/
#include "Pcibus.h"
#include "PciBus.h"
EFI_STATUS
PciEnumerator (

2
DuetPkg/PciBusNoEnumerationDxe/PciEnumeratorSupport.c
View File

@ -21,7 +21,7 @@ Revision History
--*/
#include "Pcibus.h"
#include "PciBus.h"
EFI_STATUS
InitializePPB (

2
DuetPkg/PciBusNoEnumerationDxe/PciIo.c
View File

@ -21,7 +21,7 @@ Revision History
--*/
#include "Pcibus.h"
#include "PciBus.h"
//
// PCI I/O Support Function Prototypes

3
DuetPkg/PciBusNoEnumerationDxe/PciPowerManagement.c
View File

@ -21,9 +21,10 @@ Revision History
--*/
#include "Pcibus.h"
#include "PciBus.h"
EFI_STATUS
EFIAPI
ResetPowerManagementFeature (
IN PCI_IO_DEVICE *PciIoDevice
)

2
DuetPkg/PciBusNoEnumerationDxe/PciRomTable.c
View File

@ -21,7 +21,7 @@ Revision History
--*/
#include "pcibus.h"
#include "PciBus.h"
typedef struct {
EFI_HANDLE ImageHandle;

2
DuetPkg/PciRootBridgeNoEnumerationDxe/Ia32/PcatIo.c
View File

@ -479,7 +479,7 @@ CheckForRom (
Status = gBS->AllocatePool(
EfiBootServicesData,
((UINT32)mPciOptionRomTable.PciOptionRomCount + 1) * sizeof(EFI_PCI_OPTION_ROM_DESCRIPTOR),
&TempPciOptionRomDescriptors
(VOID*)&TempPciOptionRomDescriptors
);
if (mPciOptionRomTable.PciOptionRomCount > 0) {
CopyMem(

6
DuetPkg/PciRootBridgeNoEnumerationDxe/PciRootBridgeNoEnumeration.inf
View File

@ -52,13 +52,13 @@
DeviceIo.c
[Sources.ia32]
ia32\PcatIo.c
Ia32/PcatIo.c
[Sources.x64]
x64\PcatIo.c
x64/PcatIo.c
[Sources.ipf]
Ipf\PcatIo.c
Ipf/PcatIo.c
[Protocols]
gEfiPciRootBridgeIoProtocolGuid