mirror of https://github.com/acidanthera/audk.git
OvmfPkg: consolidate POWER_MGMT_REGISTER_PIIX4() on "I440FxPiix4.h" macros
All POWER_MGMT_REGISTER_PIIX4() macro invocations in OvmfPkg should use the macros in "I440FxPiix4.h" as arguments. Cc: Gabriel Somlo <somlo@cmu.edu> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Laszlo Ersek <lersek@redhat.com> Acked-by: Gabriel Somlo <somlo@cmu.edu> Tested-by: Gabriel Somlo <somlo@cmu.edu> Reviewed-by: Jordan Justen <jordan.l.justen@intel.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@17435 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
parent
bc9d05d6f2
commit
da37216768
|
@ -22,7 +22,6 @@
|
|||
// Power Management PCI Configuration Register fields
|
||||
//
|
||||
#define PMBA_RTE BIT0
|
||||
#define PIIX4_PMIOSE BIT0
|
||||
|
||||
//
|
||||
// Offset in the Power Management Base Address to the ACPI Timer
|
||||
|
@ -58,9 +57,9 @@ AcpiTimerLibConstructor (
|
|||
HostBridgeDevId = PciRead16 (OVMF_HOSTBRIDGE_DID);
|
||||
switch (HostBridgeDevId) {
|
||||
case INTEL_82441_DEVICE_ID:
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (0x40);
|
||||
AcpiCtlReg = POWER_MGMT_REGISTER_PIIX4 (0x80); // PMREGMISC
|
||||
AcpiEnBit = PIIX4_PMIOSE;
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);
|
||||
AcpiCtlReg = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMREGMISC);
|
||||
AcpiEnBit = PIIX4_PMREGMISC_PMIOSE;
|
||||
break;
|
||||
case INTEL_Q35_MCH_DEVICE_ID:
|
||||
Pmba = POWER_MGMT_REGISTER_Q35 (ICH9_PMBASE);
|
||||
|
|
|
@ -23,7 +23,6 @@
|
|||
// Power Management PCI Configuration Register fields
|
||||
//
|
||||
#define PMBA_RTE BIT0
|
||||
#define PIIX4_PMIOSE BIT0
|
||||
|
||||
//
|
||||
// Offset in the Power Management Base Address to the ACPI Timer
|
||||
|
@ -56,9 +55,9 @@ AcpiTimerLibConstructor (
|
|||
HostBridgeDevId = PciRead16 (OVMF_HOSTBRIDGE_DID);
|
||||
switch (HostBridgeDevId) {
|
||||
case INTEL_82441_DEVICE_ID:
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (0x40);
|
||||
AcpiCtlReg = POWER_MGMT_REGISTER_PIIX4 (0x80); // PMREGMISC
|
||||
AcpiEnBit = PIIX4_PMIOSE;
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);
|
||||
AcpiCtlReg = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMREGMISC);
|
||||
AcpiEnBit = PIIX4_PMREGMISC_PMIOSE;
|
||||
break;
|
||||
case INTEL_Q35_MCH_DEVICE_ID:
|
||||
Pmba = POWER_MGMT_REGISTER_Q35 (ICH9_PMBASE);
|
||||
|
@ -114,7 +113,7 @@ InternalAcpiGetTimerTick (
|
|||
HostBridgeDevId = PciRead16 (OVMF_HOSTBRIDGE_DID);
|
||||
switch (HostBridgeDevId) {
|
||||
case INTEL_82441_DEVICE_ID:
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (0x40);
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);
|
||||
break;
|
||||
case INTEL_Q35_MCH_DEVICE_ID:
|
||||
Pmba = POWER_MGMT_REGISTER_Q35 (ICH9_PMBASE);
|
||||
|
|
|
@ -61,7 +61,7 @@ AcpiTimerLibConstructor (
|
|||
HostBridgeDevId = PcdGet16 (PcdOvmfHostBridgePciDevId);
|
||||
switch (HostBridgeDevId) {
|
||||
case INTEL_82441_DEVICE_ID:
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (0x40);
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);
|
||||
break;
|
||||
case INTEL_Q35_MCH_DEVICE_ID:
|
||||
Pmba = POWER_MGMT_REGISTER_Q35 (ICH9_PMBASE);
|
||||
|
|
|
@ -860,7 +860,7 @@ PciAcpiInitialization (
|
|||
mHostBridgeDevId = PcdGet16 (PcdOvmfHostBridgePciDevId);
|
||||
switch (mHostBridgeDevId) {
|
||||
case INTEL_82441_DEVICE_ID:
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (0x40);
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);
|
||||
//
|
||||
// 00:01.0 ISA Bridge (PIIX4) LNK routing targets
|
||||
//
|
||||
|
|
|
@ -252,9 +252,9 @@ MiscInitialization (
|
|||
switch (HostBridgeDevId) {
|
||||
case INTEL_82441_DEVICE_ID:
|
||||
PmCmd = POWER_MGMT_REGISTER_PIIX4 (PCI_COMMAND_OFFSET);
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (0x40);
|
||||
AcpiCtlReg = POWER_MGMT_REGISTER_PIIX4 (0x80); // PMREGMISC
|
||||
AcpiEnBit = BIT0; // PIIX4_PMIOSE
|
||||
Pmba = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMBA);
|
||||
AcpiCtlReg = POWER_MGMT_REGISTER_PIIX4 (PIIX4_PMREGMISC);
|
||||
AcpiEnBit = PIIX4_PMREGMISC_PMIOSE;
|
||||
break;
|
||||
case INTEL_Q35_MCH_DEVICE_ID:
|
||||
PmCmd = POWER_MGMT_REGISTER_Q35 (PCI_COMMAND_OFFSET);
|
||||
|
|
Loading…
Reference in New Issue