tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-04-08 17:05:09 +02:00
Code Issues Packages Projects Releases Wiki Activity

UefiCpuPkg/UefiCpuPkg.dec: Add PcdMaxMappingAddressBeforeTempRamExit

Browse Source 
This change is made for boot performance considerations.

Before the Temporary RAM is disabled, the permanent memory is in UC
state, causing the creation of the page table in
permanent memory to take more time with larger page table sizes.
Therefore, this patch adds the PcdMaxMappingAddressBeforeTempRamExit
to provide the platform with the capability to control the max
mapping address in page table before Temp Ram Exit. The value of
0xFFFFFFFFFFFFFFFF, then firmware will map entire physical address
space.

Signed-off-by: Jiaxin Wu <jiaxin.wu@intel.com>
This commit is contained in:
Jiaxin Wu 2024-10-22 11:50:03 +08:00 committed by mergify[bot]
parent 836942fbad
commit e1b09dfca4
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
UefiCpuPkg/UefiCpuPkg.dec
View File

@ -262,6 +262,14 @@
# @Prompt BSP Broadcast Method for the first-time wakeup of APs
gUefiCpuPkgTokenSpaceGuid.PcdFirstTimeWakeUpAPsBySipi|TRUE|BOOLEAN|0x30002007
## The max mapping address in page table before Temp Ram Exit.
# After physical memory is initialized and before Temp Ram Exit, the physical memory is in UC state.
# The PCD controls the page table max mapping address in physical memory before Temp Ram Exit
# because creating a big page table in UC physical memory to cover the entire memory space
# is slow. The value of 0xFFFFFFFFFFFFFFFF, then firmware will map entire physical address space.
# @Prompt Configure max mapping address in page table before Temp Ram Exit.
gUefiCpuPkgTokenSpaceGuid.PcdMaxMappingAddressBeforeTempRamExit|0xFFFFFFFFFFFFFFFF|UINT64|0x30002008
[PcdsFixedAtBuild, PcdsPatchableInModule]
## This value is the CPU Local APIC base address, which aligns the address on a 4-KByte boundary.
# @Prompt Configure base address of CPU Local APIC