mirror of https://github.com/acidanthera/audk.git
MdePkg.dec: RISC-V: Define override bit for Sstc extension
Define the BIT 1 as the override bit for Sstc extension. This will be used by the timer driver to decide whether to use SBI calls or direct CSR access to configure the timer. Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Zhiguang Liu <zhiguang.liu@intel.com> Cc: Andrei Warkentin <andrei.warkentin@intel.com> Signed-off-by: Sunil V L <sunilvl@ventanamicro.com> Reviewed-by: Andrei Warkentin <andrei.warkentin@intel.com>
This commit is contained in:
parent
889535caf8
commit
fd629ef6e3
|
@ -2405,6 +2405,8 @@
|
|||
# Configurability to override RISC-V CPU Features
|
||||
# BIT 0 = Cache Management Operations. This bit is relevant only if
|
||||
# previous stage has feature enabled and user wants to disable it.
|
||||
# BIT 1 = Supervisor Time Compare (Sstc). This bit is relevant only if
|
||||
# previous stage has feature enabled and user wants to disable it.
|
||||
#
|
||||
gEfiMdePkgTokenSpaceGuid.PcdRiscVFeatureOverride|0xFFFFFFFFFFFFFFFF|UINT64|0x69
|
||||
|
||||
|
|
Loading…
Reference in New Issue