mirror of
https://github.com/acidanthera/audk.git
synced 2025-05-15 20:10:09 +02:00
47d20b54f9
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3737 Apply uncrustify changes to .c/.h files in the ShellPkg package Cc: Andrew Fish <afish@apple.com> Cc: Leif Lindholm <leif@nuviainc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Signed-off-by: Michael Kubacki <michael.kubacki@microsoft.com> Reviewed-by: Ray Ni <ray.ni@intel.com>
41 lines
1.3 KiB
C
41 lines
1.3 KiB
C
/** @file
|
|
Header file for MADT table parser
|
|
|
|
Copyright (c) 2019, ARM Limited. All rights reserved.
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
@par Reference(s):
|
|
- Arm Generic Interrupt Controller Architecture Specification,
|
|
GIC architecture version 3 and version 4, issue E
|
|
- Arm Server Base System Architecture 5.0
|
|
**/
|
|
|
|
#ifndef MADT_PARSER_H_
|
|
#define MADT_PARSER_H_
|
|
|
|
///
|
|
/// Level 3 base server system Private Peripheral Inerrupt (PPI) ID assignments
|
|
///
|
|
#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTP 30
|
|
#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTPS 29
|
|
#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTHV 28
|
|
#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTV 27
|
|
#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTHP 26
|
|
#define ARM_PPI_ID_GIC_MAINTENANCE_INTERRUPT 25
|
|
#define ARM_PPI_ID_CTIIRQ 24
|
|
#define ARM_PPI_ID_PERFORMANCE_MONITORS_INTERRUPT 23
|
|
#define ARM_PPI_ID_COMMIRQ 22
|
|
#define ARM_PPI_ID_PMBIRQ 21
|
|
#define ARM_PPI_ID_CNTHPS 20
|
|
#define ARM_PPI_ID_CNTHVS 19
|
|
|
|
///
|
|
/// PPI ID allowed ranges
|
|
///
|
|
#define ARM_PPI_ID_MAX 31
|
|
#define ARM_PPI_ID_MIN 16
|
|
#define ARM_PPI_ID_EXTENDED_MAX 1119
|
|
#define ARM_PPI_ID_EXTENDED_MIN 1056
|
|
|
|
#endif // MADT_PARSER_H_
|