mirror of
https://github.com/acidanthera/audk.git
synced 2025-08-20 09:08:10 +02:00
074f61e4c6
This adds #defines and struct typedefs for the various structure types in the CXL Early Discovery Table (CEDT). Signed-off-by: Yuquan Wang <wangyuquan1236@phytium.com.cn>
48 lines
1.1 KiB
C
48 lines
1.1 KiB
C
/** @file
|
|
CXL 3.1 definitions
|
|
|
|
This file contains the register definitions and firmware interface based
|
|
on the Compute Express Link (CXL) Specification Revision 3.1.
|
|
|
|
Copyright (c) 2024, Phytium Technology Co Ltd. All rights reserved.
|
|
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
@par Reference(s):
|
|
- Compute Express Link (CXL) Specification Revision 3.1.
|
|
(https://computeexpresslink.org/cxl-specification/)
|
|
|
|
**/
|
|
|
|
#ifndef CXL31_H_
|
|
#define CXL31_H_
|
|
|
|
#include <IndustryStandard/Cxl30.h>
|
|
|
|
//
|
|
// "CEDT" CXL Early Discovery Table
|
|
// Compute Express Link Specification Revision 3.1 - Chapter 9.18.1
|
|
//
|
|
#define CXL_EARLY_DISCOVERY_TABLE_REVISION_02 0x2
|
|
|
|
#define CEDT_TYPE_CSDS 0x4
|
|
|
|
//
|
|
// Ensure proper structure formats
|
|
//
|
|
#pragma pack(1)
|
|
|
|
//
|
|
// Definition for CXL System Description Structure (CSDS)
|
|
// Compute Express Link Specification Revision 3.1 - Chapter 9.18.6
|
|
//
|
|
typedef struct {
|
|
CEDT_STRUCTURE Header;
|
|
UINT16 Capabilities;
|
|
UINT16 Reserved;
|
|
} CXL_DOWNSTREAM_PORT_ASSOCIATION_STRUCTURE;
|
|
|
|
#pragma pack()
|
|
|
|
#endif
|