mirror of
https://github.com/acidanthera/audk.git
synced 2025-08-20 00:58:10 +02:00
2f88bd3a12
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3737 Apply uncrustify changes to .c/.h files in the MdePkg package Cc: Andrew Fish <afish@apple.com> Cc: Leif Lindholm <leif@nuviainc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Signed-off-by: Michael Kubacki <michael.kubacki@microsoft.com> Reviewed-by: Liming Gao <gaoliming@byosoft.com.cn>
52 lines
1.5 KiB
C
52 lines
1.5 KiB
C
/** @file
|
|
Support for the PCI Express 3.0 standard.
|
|
|
|
This header file may not define all structures. Please extend as required.
|
|
|
|
Copyright (c) 2014 - 2018, Intel Corporation. All rights reserved.<BR>
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#ifndef _PCIEXPRESS30_H_
|
|
#define _PCIEXPRESS30_H_
|
|
|
|
#include <IndustryStandard/PciExpress21.h>
|
|
|
|
#pragma pack(1)
|
|
|
|
#define PCI_EXPRESS_EXTENDED_CAPABILITY_SECONDARY_PCIE_ID 0x0019
|
|
#define PCI_EXPRESS_EXTENDED_CAPABILITY_SECONDARY_PCIE_VER1 0x1
|
|
|
|
typedef union {
|
|
struct {
|
|
UINT32 PerformEqualization : 1;
|
|
UINT32 LinkEqualizationRequestInterruptEnable : 1;
|
|
UINT32 Reserved : 30;
|
|
} Bits;
|
|
UINT32 Uint32;
|
|
} PCI_EXPRESS_REG_LINK_CONTROL3;
|
|
|
|
typedef union {
|
|
struct {
|
|
UINT16 DownstreamPortTransmitterPreset : 4;
|
|
UINT16 DownstreamPortReceiverPresetHint : 3;
|
|
UINT16 Reserved : 1;
|
|
UINT16 UpstreamPortTransmitterPreset : 4;
|
|
UINT16 UpstreamPortReceiverPresetHint : 3;
|
|
UINT16 Reserved2 : 1;
|
|
} Bits;
|
|
UINT16 Uint16;
|
|
} PCI_EXPRESS_REG_LANE_EQUALIZATION_CONTROL;
|
|
|
|
typedef struct {
|
|
PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header;
|
|
PCI_EXPRESS_REG_LINK_CONTROL3 LinkControl3;
|
|
UINT32 LaneErrorStatus;
|
|
PCI_EXPRESS_REG_LANE_EQUALIZATION_CONTROL EqualizationControl[2];
|
|
} PCI_EXPRESS_EXTENDED_CAPABILITIES_SECONDARY_PCIE;
|
|
|
|
#pragma pack()
|
|
|
|
#endif
|