mirror of
https://github.com/acidanthera/audk.git
synced 2025-08-18 08:08:09 +02:00
18591343b2
MM_CORE_PRIVATE_DATA is not used as shared structures between MM IPL and MM Core, therefore clean up the code related to gMmCorePrivate. Cc: Ard Biesheuvel <ardb+tianocore@kernel.org> Cc: Sami Mujawar <sami.mujawar@arm.com> Cc: Ray Ni <ray.ni@intel.com> Cc: Jiaxin Wu <jiaxin.wu@intel.com> Signed-off-by: Wei6 Xu <wei6.xu@intel.com>
59 lines
1.2 KiB
C
59 lines
1.2 KiB
C
/** @file
|
|
The internal header file that declared a data structure that is shared
|
|
between the MM IPL and the MM Core.
|
|
|
|
Copyright (c) 2009 - 2014, Intel Corporation. All rights reserved.<BR>
|
|
Copyright (c) 2016 - 2018, ARM Limited. All rights reserved.<BR>
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#ifndef _STANDALONE_MM_CORE_PRIVATE_DATA_H_
|
|
#define _STANDALONE_MM_CORE_PRIVATE_DATA_H_
|
|
|
|
//
|
|
// Page management
|
|
//
|
|
|
|
typedef struct {
|
|
LIST_ENTRY Link;
|
|
UINTN NumberOfPages;
|
|
} FREE_PAGE_LIST;
|
|
|
|
extern LIST_ENTRY mMmMemoryMap;
|
|
|
|
//
|
|
// Pool management
|
|
//
|
|
|
|
//
|
|
// MIN_POOL_SHIFT must not be less than 5
|
|
//
|
|
#define MIN_POOL_SHIFT 6
|
|
#define MIN_POOL_SIZE (1 << MIN_POOL_SHIFT)
|
|
|
|
//
|
|
// MAX_POOL_SHIFT must not be less than EFI_PAGE_SHIFT - 1
|
|
//
|
|
#define MAX_POOL_SHIFT (EFI_PAGE_SHIFT - 1)
|
|
#define MAX_POOL_SIZE (1 << MAX_POOL_SHIFT)
|
|
|
|
//
|
|
// MAX_POOL_INDEX are calculated by maximum and minimum pool sizes
|
|
//
|
|
#define MAX_POOL_INDEX (MAX_POOL_SHIFT - MIN_POOL_SHIFT + 1)
|
|
|
|
typedef struct {
|
|
UINTN Size;
|
|
BOOLEAN Available;
|
|
} POOL_HEADER;
|
|
|
|
typedef struct {
|
|
POOL_HEADER Header;
|
|
LIST_ENTRY Link;
|
|
} FREE_POOL_HEADER;
|
|
|
|
extern LIST_ENTRY mMmPoolLists[MAX_POOL_INDEX];
|
|
|
|
#endif
|