mirror of
https://github.com/acidanthera/audk.git
synced 2025-08-18 08:08:09 +02:00
6706fe6e23
Cache maintenance operations by set/way are not broadcast, and operate on individual architected caches, making them suitable only for en/disabling cache levels, which is the job of secure firmware, to be carried out while the CPU in question is not taking part in the cache coherency protocol. Managing the clean/dirty state of a memory range can only be done using cache maintenance by virtual address. So drop the set/way handling from ArmLib for ARM and AARCH64, as there is no context where it can be used correctly from EDK2. Signed-off-by: Ard Biesheuvel <ardb@kernel.org>
98 lines
1.9 KiB
C
98 lines
1.9 KiB
C
/** @file
|
|
|
|
Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
|
|
Portions copyright (c) 2011 - 2014, ARM Ltd. All rights reserved.<BR>
|
|
Copyright (c) 2021, NUVIA Inc. All rights reserved.<BR>
|
|
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#include <Base.h>
|
|
|
|
#include <Library/ArmLib.h>
|
|
#include <Library/DebugLib.h>
|
|
|
|
#include <AArch64/AArch64.h>
|
|
|
|
#include "AArch64Lib.h"
|
|
#include "ArmLibPrivate.h"
|
|
|
|
/**
|
|
Check whether the CPU supports the GIC system register interface (any version)
|
|
|
|
@return Whether GIC System Register Interface is supported
|
|
|
|
**/
|
|
BOOLEAN
|
|
EFIAPI
|
|
ArmHasGicSystemRegisters (
|
|
VOID
|
|
)
|
|
{
|
|
return ((ArmReadIdAA64Pfr0 () & AARCH64_PFR0_GIC) != 0);
|
|
}
|
|
|
|
/** Checks if CCIDX is implemented.
|
|
|
|
@retval TRUE CCIDX is implemented.
|
|
@retval FALSE CCIDX is not implemented.
|
|
**/
|
|
BOOLEAN
|
|
EFIAPI
|
|
ArmHasCcidx (
|
|
VOID
|
|
)
|
|
{
|
|
UINTN Mmfr2;
|
|
|
|
Mmfr2 = ArmReadIdAA64Mmfr2 ();
|
|
return (((Mmfr2 >> 20) & 0xF) == 1) ? TRUE : FALSE;
|
|
}
|
|
|
|
/**
|
|
Checks whether the CPU implements the Virtualization Host Extensions.
|
|
|
|
@retval TRUE FEAT_VHE is implemented.
|
|
@retval FALSE FEAT_VHE is not mplemented.
|
|
**/
|
|
BOOLEAN
|
|
EFIAPI
|
|
ArmHasVhe (
|
|
VOID
|
|
)
|
|
{
|
|
return ((ArmReadIdAA64Mmfr1 () & AARCH64_MMFR1_VH) != 0);
|
|
}
|
|
|
|
/**
|
|
Checks whether the CPU implements the Trace Buffer Extension.
|
|
|
|
@retval TRUE FEAT_TRBE is implemented.
|
|
@retval FALSE FEAT_TRBE is not mplemented.
|
|
**/
|
|
BOOLEAN
|
|
EFIAPI
|
|
ArmHasTrbe (
|
|
VOID
|
|
)
|
|
{
|
|
return ((ArmReadIdAA64Dfr0 () & AARCH64_DFR0_TRBE) != 0);
|
|
}
|
|
|
|
/**
|
|
Checks whether the CPU implements the Embedded Trace Extension.
|
|
|
|
@retval TRUE FEAT_ETE is implemented.
|
|
@retval FALSE FEAT_ETE is not mplemented.
|
|
**/
|
|
BOOLEAN
|
|
EFIAPI
|
|
ArmHasEte (
|
|
VOID
|
|
)
|
|
{
|
|
// The ID_AA64DFR0_EL1.TraceVer field identifies the presence of FEAT_ETE.
|
|
return ((ArmReadIdAA64Dfr0 () & AARCH64_DFR0_TRACEVER) != 0);
|
|
}
|