mirror of
https://github.com/acidanthera/audk.git
synced 2025-08-14 14:18:09 +02:00
9344f09215
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
21 lines
1.2 KiB
Plaintext
21 lines
1.2 KiB
Plaintext
// /** @file
|
|
// PCI Library that layers on top of the PCI Root Bridge I/O Protocol.
|
|
//
|
|
// This library produces the APIs from the PCI Library and implements these APIs
|
|
// by calling into the PCI Root Bridge I/O Protocol. The PCI Root Bridge I/O Protocol is
|
|
// typically produced by a chipset specific DXE driver.
|
|
// This library binds to the first PCI Root Bridge I/O Protocol in the platform. As a result,
|
|
// it should only be used on platforms that contain a single PCI root bridge.
|
|
//
|
|
// Copyright (c) 2007 - 2014, Intel Corporation. All rights reserved.<BR>
|
|
//
|
|
// SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
//
|
|
// **/
|
|
|
|
|
|
#string STR_MODULE_ABSTRACT #language en-US "PCI Library that layers on top of the PCI Root Bridge I/O Protocol"
|
|
|
|
#string STR_MODULE_DESCRIPTION #language en-US "This library produces the APIs from the PCI Library and implements these APIs by calling into the PCI Root Bridge I/O Protocol. The PCI Root Bridge I/O Protocol is typically produced by a chipset-specific DXE driver. This library binds to the first PCI Root Bridge I/O Protocol in the platform. As a result, it should only be used on platforms that contain a single PCI root bridge."
|
|
|