audk/UefiCpuPkg/ResetVector/Vtf0/Ia32/PageTables64.asm
Zhiguang Liu 0f9283429d UefiCpuPkg/ResetVector: Support 5 level page table in ResetVector
Add a macro USE_5_LEVEL_PAGE_TABLE to determine whether to create
5 level page table.
If macro USE_5_LEVEL_PAGE_TABLE is defined, PML5Table is created
at (4G-12K), while PML4Table is at (4G-16K). In runtime check, if
5level paging is supported, use PML5Table, otherwise, use PML4Table.
If macro USE_5_LEVEL_PAGE_TABLE is not defined, to save space, 5level
paging is not created, and 4level paging is at (4G-12K) and be used.

Cc: Eric Dong <eric.dong@intel.com>
Reviewed-by: Ray Ni <ray.ni@intel.com>
Cc: Rahul Kumar <rahul1.kumar@intel.com>
Cc: Gerd Hoffmann <kraxel@redhat.com>
Cc: Debkumar De <debkumar.de@intel.com>
Cc: Catharine West <catharine.west@intel.com>
Signed-off-by: Zhiguang Liu <zhiguang.liu@intel.com>
2023-05-30 05:55:44 +00:00

45 lines
1.3 KiB
NASM

;------------------------------------------------------------------------------
; @file
; Sets the CR3 register for 64-bit paging
;
; Copyright (c) 2008 - 2023, Intel Corporation. All rights reserved.<BR>
; SPDX-License-Identifier: BSD-2-Clause-Patent
;
;------------------------------------------------------------------------------
BITS 32
;
; Modified: EAX
;
SetCr3ForPageTables64:
;
; These pages are built into the ROM image in X64/PageTables.asm
;
%ifdef USE_5_LEVEL_PAGE_TABLE
mov eax, 0
cpuid
cmp eax, 07h ; check if basic CPUID leaf contains leaf 07
jb NotSupport5LevelPaging ; 5level paging not support, downgrade to 4level paging
mov eax, 07h ; check cpuid leaf 7, subleaf 0
mov ecx, 0
cpuid
bt ecx, 16 ; [Bits 16] Supports 5-level paging if 1.
jnc NotSupport5LevelPaging ; 5level paging not support, downgrade to 4level paging
mov eax, ADDR_OF(Pml5)
mov cr3, eax
mov eax, cr4
bts eax, 12 ; Set LA57=1.
mov cr4, eax
jmp SetCr3Done
NotSupport5LevelPaging:
%endif
mov eax, ADDR_OF(Pml4)
mov cr3, eax
SetCr3Done:
OneTimeCallRet SetCr3ForPageTables64