mirror of
https://github.com/acidanthera/audk.git
synced 2025-08-17 23:58:12 +02:00
9344f09215
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
73 lines
1.8 KiB
C
73 lines
1.8 KiB
C
/** @file
|
|
Support for the PCI Express 3.1 standard.
|
|
|
|
This header file may not define all structures. Please extend as required.
|
|
|
|
Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#ifndef _PCIEXPRESS31_H_
|
|
#define _PCIEXPRESS31_H_
|
|
|
|
#include <IndustryStandard/PciExpress30.h>
|
|
|
|
#pragma pack(1)
|
|
|
|
#define PCI_EXPRESS_EXTENDED_CAPABILITY_L1_PM_SUBSTATES_ID 0x001E
|
|
#define PCI_EXPRESS_EXTENDED_CAPABILITY_L1_PM_SUBSTATES_VER1 0x1
|
|
|
|
typedef union {
|
|
struct {
|
|
UINT32 PciPmL12 : 1;
|
|
UINT32 PciPmL11 : 1;
|
|
UINT32 AspmL12 : 1;
|
|
UINT32 AspmL11 : 1;
|
|
UINT32 L1PmSubstates : 1;
|
|
UINT32 Reserved : 3;
|
|
UINT32 CommonModeRestoreTime : 8;
|
|
UINT32 TPowerOnScale : 2;
|
|
UINT32 Reserved2 : 1;
|
|
UINT32 TPowerOnValue : 5;
|
|
UINT32 Reserved3 : 8;
|
|
} Bits;
|
|
UINT32 Uint32;
|
|
} PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY;
|
|
|
|
typedef union {
|
|
struct {
|
|
UINT32 PciPmL12 : 1;
|
|
UINT32 PciPmL11 : 1;
|
|
UINT32 AspmL12 : 1;
|
|
UINT32 AspmL11 : 1;
|
|
UINT32 Reserved : 4;
|
|
UINT32 CommonModeRestoreTime : 8;
|
|
UINT32 LtrL12ThresholdValue : 10;
|
|
UINT32 Reserved2 : 3;
|
|
UINT32 LtrL12ThresholdScale : 3;
|
|
} Bits;
|
|
UINT32 Uint32;
|
|
} PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1;
|
|
|
|
typedef union {
|
|
struct {
|
|
UINT32 TPowerOnScale : 2;
|
|
UINT32 Reserved : 1;
|
|
UINT32 TPowerOnValue : 5;
|
|
UINT32 Reserved2 : 24;
|
|
} Bits;
|
|
UINT32 Uint32;
|
|
} PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2;
|
|
|
|
typedef struct {
|
|
PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header;
|
|
PCI_EXPRESS_REG_L1_PM_SUBSTATES_CAPABILITY Capability;
|
|
PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL1 Control1;
|
|
PCI_EXPRESS_REG_L1_PM_SUBSTATES_CONTROL2 Control2;
|
|
} PCI_EXPRESS_EXTENDED_CAPABILITIES_L1_PM_SUBSTATES;
|
|
|
|
#pragma pack()
|
|
|
|
#endif
|