mirror of
https://github.com/acidanthera/audk.git
synced 2025-11-03 21:17:23 +01:00
3cbfba02fe
https://svn.code.sf.net/p/edk2/code/trunk/edk2/, which are for MinnowBoard MAX open source project. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: David Wei <david.wei@intel.com> Reviewed-by: Mike Wu <mike.wu@intel.com> Reviewed-by: Hot Tian <hot.tian@intel.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@16599 6f19259b-4bc3-4df7-8a09-765794883524
56 lines
2.4 KiB
Plaintext
56 lines
2.4 KiB
Plaintext
/**************************************************************************;
|
|
;* *;
|
|
;* *;
|
|
;* Intel Corporation - ACPI Reference Code for the Baytrail *;
|
|
;* Family of Customer Reference Boards. *;
|
|
;* *;
|
|
;* *;
|
|
;* Copyright (c) 1999 - 2014, Intel Corporation. All rights reserved *;
|
|
;
|
|
; This program and the accompanying materials are licensed and made available under
|
|
; the terms and conditions of the BSD License that accompanies this distribution.
|
|
; The full text of the license may be found at
|
|
; http://opensource.org/licenses/bsd-license.php.
|
|
;
|
|
; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
;
|
|
;* *;
|
|
;* *;
|
|
;**************************************************************************/
|
|
|
|
|
|
|
|
// NOTE: The _PDC Implementation is out of the scope of this
|
|
// reference code. Please see the latest Hyper-Threading Technology
|
|
// Reference Code for complete implementation details.
|
|
|
|
Scope(\_PR)
|
|
{
|
|
Processor(CPU0, // Unique name for Processor 0.
|
|
1, // Unique ID for Processor 0.
|
|
0x00, // CPU0 ACPI P_BLK address = ACPIBASE + 10h.
|
|
0) // CPU0 P_BLK length = 6 bytes.
|
|
{}
|
|
|
|
Processor(CPU1, // Unique name for Processor 1.
|
|
2, // Unique ID for Processor 1.
|
|
0x00,
|
|
0) // CPU1 P_BLK length = 6 bytes.
|
|
{}
|
|
|
|
Processor(CPU2, // Unique name for Processor 2.
|
|
3, // Unique ID for Processor 2.
|
|
0x00,
|
|
0) // CPU2 P_BLK length = 6 bytes.
|
|
{}
|
|
|
|
Processor(CPU3, // Unique name for Processor 3.
|
|
4, // Unique ID for Processor 3.
|
|
0x00,
|
|
0) // CPU3 P_BLK length = 6 bytes.
|
|
{}
|
|
} // End _PR
|
|
|
|
|