mirror of https://github.com/acidanthera/audk.git
26727c2ae2
Implement Cache Management Operations (CMO) defined by RISC-V spec https://github.com/riscv/riscv-CMOs. Notes: 1. CMO only supports block based Operations. Meaning cache flush/invd/clean Operations are not available for the entire range. In that case we fallback on fence.i instructions. 2. Operations are implemented using Opcodes to make them compiler independent. binutils 2.39+ compilers support CMO instructions. Test: 1. Ensured correct instructions are refelecting in asm 2. Qemu implements basic support for CMO operations in that it allwos instructions without exceptions. Verified it works properly in that sense. 3. SG2042Pkg implements CMO-like instructions. It was verified that CpuFlushCpuDataCache works fine. This more of less confirms that framework is alright. 4. TODO: Once Silicon is available with exact instructions, we will further verify this. Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Zhiguang Liu <zhiguang.liu@intel.com> Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Daniel Schaefer <git@danielschaefer.me> Cc: Laszlo Ersek <lersek@redhat.com> Cc: Pedro Falcato <pedro.falcato@gmail.com> Signed-off-by: Dhaval Sharma <dhaval@rivosinc.com> Reviewed-by: Laszlo Ersek <lersek@redhat.com> Reviewed-by: Sunil V L <sunilvl@...> Reviewed-by: Jingyu Li <jingyu.li01@...> |
||
|---|---|---|
| .. | ||
| AArch64 | ||
| Arm | ||
| Ebc | ||
| Guid | ||
| Ia32 | ||
| IndustryStandard | ||
| Library | ||
| LoongArch64 | ||
| Pi | ||
| Ppi | ||
| Protocol | ||
| Register | ||
| RiscV64 | ||
| Uefi | ||
| X64 | ||
| Base.h | ||
| ConfidentialComputingGuestAttr.h | ||
| PiDxe.h | ||
| PiMm.h | ||
| PiPei.h | ||
| PiSmm.h | ||
| Uefi.h | ||