mirror of https://github.com/acidanthera/audk.git
201 lines
9.3 KiB
Plaintext
201 lines
9.3 KiB
Plaintext
#/** @file
|
|
#
|
|
# Copyright (c) 2011-2015, ARM Limited. All rights reserved.
|
|
# Copyright (c) 2015, Intel Corporation. All rights reserved.
|
|
#
|
|
# This program and the accompanying materials
|
|
# are licensed and made available under the terms and conditions of the BSD License
|
|
# which accompanies this distribution. The full text of the license may be found at
|
|
# http://opensource.org/licenses/bsd-license.php
|
|
#
|
|
# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
#
|
|
#**/
|
|
|
|
[Defines]
|
|
DEC_SPECIFICATION = 0x00010005
|
|
PACKAGE_NAME = ArmPlatformPkg
|
|
PACKAGE_GUID = 3308e0a0-1d94-11e0-915c-0002a5d5c51b
|
|
PACKAGE_VERSION = 0.1
|
|
|
|
################################################################################
|
|
#
|
|
# Include Section - list of Include Paths that are provided by this package.
|
|
# Comments are used for Keywords and Module Types.
|
|
#
|
|
# Supported Module Types:
|
|
# BASE SEC PEI_CORE PEIM DXE_CORE DXE_DRIVER DXE_RUNTIME_DRIVER DXE_SMM_DRIVER DXE_SAL_DRIVER UEFI_DRIVER UEFI_APPLICATION
|
|
#
|
|
################################################################################
|
|
[Includes.common]
|
|
Include # Root include for the package
|
|
|
|
[Guids.common]
|
|
gArmPlatformTokenSpaceGuid = { 0x9c0aaed4, 0x74c5, 0x4043, { 0xb4, 0x17, 0xa3, 0x22, 0x38, 0x14, 0xce, 0x76 } }
|
|
#
|
|
# Following Guid must match FILE_GUID in MdeModulePkg/Universal/Variable/RuntimeDxe/VariableRuntimeDxe.inf
|
|
#
|
|
gVariableRuntimeDxeFileGuid = { 0xcbd2e4d5, 0x7068, 0x4ff5, { 0xb4, 0x62, 0x98, 0x22, 0xb4, 0xad, 0x8d, 0x60 } }
|
|
|
|
gArmBootMonFsFileInfoGuid = { 0x41e26b9c, 0xada6, 0x45b3, { 0x80, 0x8e, 0x23, 0x57, 0xa3, 0x5b, 0x60, 0xd6 } }
|
|
|
|
[PcdsFeatureFlag.common]
|
|
# Set this PCD to TRUE to map NORFlash at 0x0. FALSE means the DRAM is mapped at 0x0.
|
|
gArmPlatformTokenSpaceGuid.PcdNorFlashRemapping|FALSE|BOOLEAN|0x00000012
|
|
|
|
gArmPlatformTokenSpaceGuid.PcdStandalone|TRUE|BOOLEAN|0x00000001
|
|
gArmPlatformTokenSpaceGuid.PcdSystemMemoryInitializeInSec|FALSE|BOOLEAN|0x00000002
|
|
gArmPlatformTokenSpaceGuid.PcdSendSgiToBringUpSecondaryCores|FALSE|BOOLEAN|0x00000004
|
|
|
|
gArmPlatformTokenSpaceGuid.PcdNorFlashCheckBlockLocked|FALSE|BOOLEAN|0x0000003C
|
|
|
|
# Disable the GOP controller on ExitBootServices(). By default the value is FALSE,
|
|
# we assume the OS will handle the FrameBuffer from the UEFI GOP information.
|
|
gArmPlatformTokenSpaceGuid.PcdGopDisableOnExitBootServices|FALSE|BOOLEAN|0x0000003D
|
|
|
|
# Enable Legacy Linux support in the BDS
|
|
gArmPlatformTokenSpaceGuid.PcdBdsLinuxSupport|TRUE|BOOLEAN|0x0000002E
|
|
|
|
[PcdsFixedAtBuild.common]
|
|
gArmPlatformTokenSpaceGuid.PcdCoreCount|1|UINT32|0x00000039
|
|
gArmPlatformTokenSpaceGuid.PcdClusterCount|1|UINT32|0x00000038
|
|
|
|
# Stack for CPU Cores in Secure Mode
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCoresSecStackBase|0|UINT64|0x00000005
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCoreSecPrimaryStackSize|0x10000|UINT32|0x00000036
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCoreSecSecondaryStackSize|0x1000|UINT32|0x00000006
|
|
|
|
# Stack for CPU Cores in Non Secure Mode
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCoresStackBase|0|UINT64|0x00000009
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCorePrimaryStackSize|0x10000|UINT32|0x00000037
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCoreSecondaryStackSize|0x1000|UINT32|0x0000000A
|
|
|
|
# Size of the region used by UEFI in permanent memory (Reserved 128MB by default)
|
|
gArmPlatformTokenSpaceGuid.PcdSystemMemoryUefiRegionSize|0x08000000|UINT32|0x00000015
|
|
|
|
# Boot Monitor FileSystem
|
|
gArmPlatformTokenSpaceGuid.PcdBootMonFsSupportedDevicePaths|L""|VOID*|0x0000003A
|
|
|
|
#
|
|
# ARM Primecells
|
|
#
|
|
|
|
## SP804 DualTimer
|
|
gArmPlatformTokenSpaceGuid.PcdSP804TimerFrequencyInMHz|1|UINT32|0x0000001D
|
|
gArmPlatformTokenSpaceGuid.PcdSP804TimerPeriodicInterruptNum|0|UINT32|0x0000001E
|
|
gArmPlatformTokenSpaceGuid.PcdSP804TimerPeriodicBase|0|UINT32|0x0000002A
|
|
gArmPlatformTokenSpaceGuid.PcdSP804TimerPerformanceBase|0|UINT32|0x0000002B
|
|
gArmPlatformTokenSpaceGuid.PcdSP804TimerMetronomeBase|0|UINT32|0x0000002C
|
|
|
|
## SP805 Watchdog
|
|
gArmPlatformTokenSpaceGuid.PcdSP805WatchdogBase|0x0|UINT32|0x00000023
|
|
gArmPlatformTokenSpaceGuid.PcdSP805WatchdogClockFrequencyInHz|32000|UINT32|0x00000021
|
|
|
|
## PL011 UART
|
|
gArmPlatformTokenSpaceGuid.PL011UartClkInHz|24000000|UINT32|0x0000001F
|
|
gArmPlatformTokenSpaceGuid.PL011UartInteger|0|UINT32|0x00000020
|
|
gArmPlatformTokenSpaceGuid.PL011UartFractional|0|UINT32|0x0000002D
|
|
|
|
## PL061 GPIO
|
|
gArmPlatformTokenSpaceGuid.PcdPL061GpioBase|0x0|UINT32|0x00000025
|
|
|
|
## PL111 Lcd & HdLcd
|
|
gArmPlatformTokenSpaceGuid.PcdPL111LcdBase|0x0|UINT32|0x00000026
|
|
gArmPlatformTokenSpaceGuid.PcdArmHdLcdBase|0x0|UINT32|0x00000027
|
|
|
|
## PL180 MCI
|
|
gArmPlatformTokenSpaceGuid.PcdPL180SysMciRegAddress|0x00000000|UINT32|0x00000028
|
|
gArmPlatformTokenSpaceGuid.PcdPL180MciBaseAddress|0x00000000|UINT32|0x00000029
|
|
|
|
#
|
|
# BDS - Boot Manager
|
|
#
|
|
gArmPlatformTokenSpaceGuid.PcdFirmwareVendor|"ARM Platform"|VOID*|0x00000019
|
|
gArmPlatformTokenSpaceGuid.PcdDefaultBootDescription|L"Default Boot Device"|VOID*|0x0000000C
|
|
gArmPlatformTokenSpaceGuid.PcdDefaultBootDevicePath|L""|VOID*|0x0000000D
|
|
gArmPlatformTokenSpaceGuid.PcdDefaultBootArgument|L""|VOID*|0x000000F
|
|
|
|
gArmPlatformTokenSpaceGuid.PcdDefaultConInPaths|L""|VOID*|0x0000001B
|
|
gArmPlatformTokenSpaceGuid.PcdDefaultConOutPaths|L""|VOID*|0x0000001C
|
|
|
|
[PcdsFixedAtBuild.common,PcdsDynamic.common]
|
|
## PL031 RealTimeClock
|
|
gArmPlatformTokenSpaceGuid.PcdPL031RtcBase|0x0|UINT32|0x00000024
|
|
gArmPlatformTokenSpaceGuid.PcdPL031RtcPpmAccuracy|300000000|UINT32|0x00000022
|
|
|
|
#
|
|
# Inclusive range of allowed PCI buses.
|
|
#
|
|
gArmPlatformTokenSpaceGuid.PcdPciBusMin|0x0|UINT32|0x0000003E
|
|
gArmPlatformTokenSpaceGuid.PcdPciBusMax|0x0|UINT32|0x0000003F
|
|
|
|
#
|
|
# Bases, sizes and translation offsets of IO and MMIO spaces, respectively.
|
|
# Note that "IO" is just another MMIO range that simulates IO space; there
|
|
# are no special instructions to access it.
|
|
#
|
|
# The base addresses PcdPciIoBase, PcdPciMmio32Base and PcdPciMmio64Base are
|
|
# specific to their containing address spaces. In order to get the physical
|
|
# address for the CPU, for a given access, the respective translation value
|
|
# has to be added.
|
|
#
|
|
# The translations always have to be initialized like this, using UINT64:
|
|
#
|
|
# UINT64 IoCpuBase; // mapping target in 64-bit cpu-physical space
|
|
# UINT64 Mmio32CpuBase; // mapping target in 64-bit cpu-physical space
|
|
# UINT64 Mmio64CpuBase; // mapping target in 64-bit cpu-physical space
|
|
#
|
|
# PcdPciIoTranslation = IoCpuBase - PcdPciIoBase;
|
|
# PcdPciMmio32Translation = Mmio32CpuBase - (UINT64)PcdPciMmio32Base;
|
|
# PcdPciMmio64Translation = Mmio64CpuBase - PcdPciMmio64Base;
|
|
#
|
|
# because (a) the target address space (ie. the cpu-physical space) is
|
|
# 64-bit, and (b) the translation values are meant as offsets for *modular*
|
|
# arithmetic.
|
|
#
|
|
# Accordingly, the translation itself needs to be implemented as:
|
|
#
|
|
# UINT64 UntranslatedIoAddress; // input parameter
|
|
# UINT32 UntranslatedMmio32Address; // input parameter
|
|
# UINT64 UntranslatedMmio64Address; // input parameter
|
|
#
|
|
# UINT64 TranslatedIoAddress; // output parameter
|
|
# UINT64 TranslatedMmio32Address; // output parameter
|
|
# UINT64 TranslatedMmio64Address; // output parameter
|
|
#
|
|
# TranslatedIoAddress = UntranslatedIoAddress +
|
|
# PcdPciIoTranslation;
|
|
# TranslatedMmio32Address = (UINT64)UntranslatedMmio32Address +
|
|
# PcdPciMmio32Translation;
|
|
# TranslatedMmio64Address = UntranslatedMmio64Address +
|
|
# PcdPciMmio64Translation;
|
|
#
|
|
# The modular arithmetic performed in UINT64 ensures that the translation
|
|
# works correctly regardless of the relation between IoCpuBase and
|
|
# PcdPciIoBase, Mmio32CpuBase and PcdPciMmio32Base, and Mmio64CpuBase and
|
|
# PcdPciMmio64Base.
|
|
#
|
|
gArmPlatformTokenSpaceGuid.PcdPciIoBase|0x0|UINT64|0x00000040
|
|
gArmPlatformTokenSpaceGuid.PcdPciIoSize|0x0|UINT64|0x00000041
|
|
gArmPlatformTokenSpaceGuid.PcdPciIoTranslation|0x0|UINT64|0x00000042
|
|
gArmPlatformTokenSpaceGuid.PcdPciMmio32Base|0x0|UINT32|0x00000043
|
|
gArmPlatformTokenSpaceGuid.PcdPciMmio32Size|0x0|UINT32|0x00000044
|
|
gArmPlatformTokenSpaceGuid.PcdPciMmio32Translation|0x0|UINT64|0x00000045
|
|
gArmPlatformTokenSpaceGuid.PcdPciMmio64Base|0x0|UINT64|0x00000046
|
|
gArmPlatformTokenSpaceGuid.PcdPciMmio64Size|0x0|UINT64|0x00000047
|
|
gArmPlatformTokenSpaceGuid.PcdPciMmio64Translation|0x0|UINT64|0x00000048
|
|
|
|
[PcdsFixedAtBuild.ARM]
|
|
# Stack for CPU Cores in Secure Monitor Mode
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCoresSecMonStackBase|0|UINT64|0x00000007
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCoreSecMonStackSize|0x1000|UINT32|0x00000008
|
|
|
|
[PcdsFixedAtBuild.AARCH64]
|
|
# The Secure World is only running in EL3. Only one set of stacks is needed for AArch64.
|
|
# The Secure stacks are described by PcdCPUCoresSecStackBase, PcdCPUCoreSecPrimaryStackSize
|
|
# and PcdCPUCoreSecSecondaryStackSize
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCoresSecMonStackBase|0|UINT64|0x00000007
|
|
gArmPlatformTokenSpaceGuid.PcdCPUCoreSecMonStackSize|0x0|UINT32|0x00000008
|
|
|