mirror of https://github.com/acidanthera/audk.git
01674afdad
Cache maintenance operations by Set/Way require that the Write Buffer be drained before the cache is flushed. Without that, the flush can miss the most recent values written as they are still "pipelined". That has unfortunate consequences, especially where code is being copied to RAM. The fix is to add DSB instructions before the affected operations. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@15551 6f19259b-4bc3-4df7-8a09-765794883524 |
||
|---|---|---|
| .. | ||
| ArmLibSupportV7.S | ||
| ArmLibSupportV7.asm | ||
| ArmV7ArchTimer.c | ||
| ArmV7ArchTimerSupport.S | ||
| ArmV7ArchTimerSupport.asm | ||
| ArmV7Lib.c | ||
| ArmV7Lib.h | ||
| ArmV7Lib.inf | ||
| ArmV7LibPrePi.inf | ||
| ArmV7LibSec.inf | ||
| ArmV7Mmu.c | ||
| ArmV7Support.S | ||
| ArmV7Support.asm | ||